{"id":"https://openalex.org/W2064478432","doi":"https://doi.org/10.1109/tcad.1987.1270268","title":"A Parallel Adaptable Routing Algorithm and its Implementation on a Two-Dimensional Array Processor","display_name":"A Parallel Adaptable Routing Algorithm and its Implementation on a Two-Dimensional Array Processor","publication_year":1987,"publication_date":"1987-03-01","ids":{"openalex":"https://openalex.org/W2064478432","doi":"https://doi.org/10.1109/tcad.1987.1270268","mag":"2064478432"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1987.1270268","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270268","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046987979","display_name":"Takashi Watanabe","orcid":"https://orcid.org/0000-0002-3227-9048"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"T. Watanabe","raw_affiliation_strings":["Atsugi Electrical Communications Laboratories, NTT, Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"Atsugi Electrical Communications Laboratories, NTT, Kanagawa, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008162002","display_name":"H. Kitazawa","orcid":null},"institutions":[{"id":"https://openalex.org/I4210105847","display_name":"NTT Basic Research Laboratories","ror":"https://ror.org/01m2pas06","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210105847"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Kitazawa","raw_affiliation_strings":["NTT Electrical Communication Laboratories, Atsugi, Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"NTT Electrical Communication Laboratories, Atsugi, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210105847"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084193315","display_name":"Y. Sugiyama","orcid":null},"institutions":[{"id":"https://openalex.org/I4210105847","display_name":"NTT Basic Research Laboratories","ror":"https://ror.org/01m2pas06","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210105847"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Sugiyama","raw_affiliation_strings":["NTT Electrical Communication Laboratories, Atsugi, Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"NTT Electrical Communication Laboratories, Atsugi, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210105847"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5046987979"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.7095,"has_fulltext":false,"cited_by_count":37,"citation_normalized_percentile":{"value":0.94796252,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"6","issue":"2","first_page":"241","last_page":"250"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7622737288475037},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6845402121543884},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6795343160629272},{"id":"https://openalex.org/keywords/routing-algorithm","display_name":"Routing algorithm","score":0.6230351328849792},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6182786226272583},{"id":"https://openalex.org/keywords/parallel-algorithm","display_name":"Parallel algorithm","score":0.5162270069122314},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.49838852882385254},{"id":"https://openalex.org/keywords/processor-array","display_name":"Processor array","score":0.4853500425815582},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.45365962386131287},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4438473582267761},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.41923272609710693},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20200839638710022},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.13840636610984802},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11031520366668701},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09977662563323975},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09145534038543701}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7622737288475037},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6845402121543884},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6795343160629272},{"id":"https://openalex.org/C2984173633","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Routing algorithm","level":4,"score":0.6230351328849792},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6182786226272583},{"id":"https://openalex.org/C120373497","wikidata":"https://www.wikidata.org/wiki/Q1087987","display_name":"Parallel algorithm","level":2,"score":0.5162270069122314},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.49838852882385254},{"id":"https://openalex.org/C2776189500","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Processor array","level":2,"score":0.4853500425815582},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.45365962386131287},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4438473582267761},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.41923272609710693},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20200839638710022},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.13840636610984802},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11031520366668701},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09977662563323975},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09145534038543701},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1987.1270268","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270268","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1976079693","https://openalex.org/W2010948284","https://openalex.org/W2029630164","https://openalex.org/W2039661884","https://openalex.org/W2049828765","https://openalex.org/W2060346092","https://openalex.org/W2153580689","https://openalex.org/W2154467100","https://openalex.org/W2163929525","https://openalex.org/W4205739732","https://openalex.org/W4239042952","https://openalex.org/W4242049182","https://openalex.org/W4244395203"],"related_works":["https://openalex.org/W2127180614","https://openalex.org/W2167711148","https://openalex.org/W4235531327","https://openalex.org/W1603115038","https://openalex.org/W2117492357","https://openalex.org/W1964344619","https://openalex.org/W2163233359","https://openalex.org/W4249446840","https://openalex.org/W4238466892","https://openalex.org/W2177095534"],"abstract_inverted_index":{"A":[0],"new":[1],"parallel-processing":[2],"wire-routing":[3],"algorithm":[4,20,39,43,75],"is":[5,55,67,80],"presented":[6],"and":[7,28,40,52],"implemented":[8,45,76],"on":[9,46,62,77,90,98],"a":[10,32,63,85,91,95,99],"parallel":[11,19],"processor.":[12],"The":[13],"two":[14],"main":[15],"features":[16],"of":[17,24,31,59],"the":[18,22,25,29,41,53,73,78],"are":[21,44],"control":[23],"path":[26],"quality":[27],"finding":[30],"quasi-minimum":[33],"Steiner":[34],"tree.":[35],"Both":[36],"Lee's":[37],"maze":[38,87],"proposed":[42,74],"an":[47],"AAP-1":[48,79],"two-dimensional":[49],"array":[50],"processor,":[51],"performance":[54],"compared":[56],"to":[57],"that":[58,70],"software":[60,86],"programming":[61],"general-purpose":[64],"computer.":[65],"It":[66],"shown":[68],"experimentally":[69],"routing":[71],"by":[72],"230":[81],"times":[82],"faster":[83],"than":[84],"router":[88],"run":[89],"1-MIPS":[92],"computer":[93],"for":[94],"three-pin/net":[96],"circuit":[97],"256":[100,102],"X":[101],"grid.":[103]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}