{"id":"https://openalex.org/W2075775950","doi":"https://doi.org/10.1109/tcad.1987.1270264","title":"Symbolic Layout for Bipolar and MOS VLSI","display_name":"Symbolic Layout for Bipolar and MOS VLSI","publication_year":1987,"publication_date":"1987-03-01","ids":{"openalex":"https://openalex.org/W2075775950","doi":"https://doi.org/10.1109/tcad.1987.1270264","mag":"2075775950"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1987.1270264","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270264","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006973535","display_name":"Kevin S. B. Szab\u00f3","orcid":null},"institutions":[{"id":"https://openalex.org/I176714629","display_name":"Bell (Canada)","ror":"https://ror.org/00xdg8m59","country_code":"CA","type":"company","lineage":["https://openalex.org/I176714629"]},{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"K.S.B. Szabo","raw_affiliation_strings":["Bell Northern Research Limited, Ottawa, ONT, Canada","Department Electrical Engineering, University of Waterloo, Waterloo, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Bell Northern Research Limited, Ottawa, ONT, Canada","institution_ids":["https://openalex.org/I176714629"]},{"raw_affiliation_string":"Department Electrical Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048429829","display_name":"J.M. Leask","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"J.M. Leask","raw_affiliation_strings":["Department Electrical Engineering, University of Waterloo, Waterloo, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department Electrical Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111829312","display_name":"M.I. Elmasry","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M.I. Elmasry","raw_affiliation_strings":["Department Electrical Engineering, University of Waterloo, Waterloo, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department Electrical Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5006973535"],"corresponding_institution_ids":["https://openalex.org/I151746483","https://openalex.org/I176714629"],"apc_list":null,"apc_paid":null,"fwci":0.5232,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.68266147,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"6","issue":"2","first_page":"202","last_page":"210"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.7765669822692871},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6670629382133484},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6351340413093567},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.6189495921134949},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5729470252990723},{"id":"https://openalex.org/keywords/bicmos","display_name":"BiCMOS","score":0.5325573682785034},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5238180756568909},{"id":"https://openalex.org/keywords/bipolar-junction-transistor","display_name":"Bipolar junction transistor","score":0.4945048987865448},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.48415666818618774},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4733562469482422},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46568551659584045},{"id":"https://openalex.org/keywords/circuit-diagram","display_name":"Circuit diagram","score":0.44083383679389954},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.42519518733024597},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3628084659576416},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27721208333969116},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.242000550031662},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.18623968958854675},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10385042428970337}],"concepts":[{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.7765669822692871},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6670629382133484},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6351340413093567},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.6189495921134949},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5729470252990723},{"id":"https://openalex.org/C62427370","wikidata":"https://www.wikidata.org/wiki/Q173416","display_name":"BiCMOS","level":4,"score":0.5325573682785034},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5238180756568909},{"id":"https://openalex.org/C23061349","wikidata":"https://www.wikidata.org/wiki/Q188946","display_name":"Bipolar junction transistor","level":4,"score":0.4945048987865448},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.48415666818618774},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4733562469482422},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46568551659584045},{"id":"https://openalex.org/C39799792","wikidata":"https://www.wikidata.org/wiki/Q1045991","display_name":"Circuit diagram","level":2,"score":0.44083383679389954},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.42519518733024597},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3628084659576416},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27721208333969116},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.242000550031662},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.18623968958854675},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10385042428970337},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1987.1270264","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270264","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1678450215","https://openalex.org/W1967575124","https://openalex.org/W1974827054","https://openalex.org/W1978733176","https://openalex.org/W2000828740","https://openalex.org/W2020919906","https://openalex.org/W2032751554","https://openalex.org/W2055749008","https://openalex.org/W2062106339","https://openalex.org/W2083632529","https://openalex.org/W2096107168","https://openalex.org/W2132209428","https://openalex.org/W2988586520","https://openalex.org/W3016641696","https://openalex.org/W4246101695","https://openalex.org/W4249019283","https://openalex.org/W6637275496","https://openalex.org/W6650539900","https://openalex.org/W6679651209"],"related_works":["https://openalex.org/W2034020979","https://openalex.org/W2357433874","https://openalex.org/W2375133987","https://openalex.org/W2168486487","https://openalex.org/W2375303625","https://openalex.org/W2376028644","https://openalex.org/W2381073067","https://openalex.org/W1887598686","https://openalex.org/W2070475173","https://openalex.org/W2036121598"],"abstract_inverted_index":{"VLSI":[0],"design":[1,3,36],"requires":[2],"methodologies":[4],"which":[5,38],"are":[6,109],"tailored":[7],"to":[8,50,80],"the":[9,18,48,81,92],"implementation":[10],"technology.":[11],"Symbolic":[12],"layout":[13,52,83],"has":[14,26],"been":[15,28],"addressed":[16],"in":[17,70],"past":[19],"for":[20,64],"MOS":[21,43,66],"technology,":[22],"while":[23],"bipolar":[24,41,56,68],"technology":[25],"largely":[27],"ignored.":[29],"This":[30],"paper":[31],"describes":[32],"a":[33],"novel":[34],"symbolic":[35],"technique":[37,46],"addresses":[39],"both":[40,65],"and":[42,55,67,73,104],"technologies.":[44,106],"The":[45,59],"allows":[47,91],"designer":[49],"symbolically":[51],"nMOS,":[53],"CMOS,":[54,102],"circuit":[57,87,96],"structures.":[58],"symbol":[60],"set":[61],"is":[62,77],"used":[63],"devices":[69],"an":[71],"integrated":[72],"consistent":[74],"way.":[75],"It":[76],"closely":[78],"related":[79],"mask":[82],"information":[84],"rather":[85],"than":[86],"schematics.":[88],"Thus,":[89],"it":[90],"creation":[93],"of":[94],"any":[95],"structure":[97],"based":[98],"on":[99],"bipolar,":[100],"MOS,":[101],"BIMOS,":[103],"BICMOS":[105],"Design":[107],"examples":[108],"given.":[110]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}