{"id":"https://openalex.org/W2139941636","doi":"https://doi.org/10.1109/tcad.1987.1270254","title":"Modeling and Description of Processor-Based Systems with DTMSII","display_name":"Modeling and Description of Processor-Based Systems with DTMSII","publication_year":1987,"publication_date":"1987-01-01","ids":{"openalex":"https://openalex.org/W2139941636","doi":"https://doi.org/10.1109/tcad.1987.1270254","mag":"2139941636"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1987.1270254","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270254","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101547846","display_name":"K. Santhosh Kumar","orcid":"https://orcid.org/0000-0002-1884-0548"},"institutions":[{"id":"https://openalex.org/I4210122731","display_name":"Digital Wave (United States)","ror":"https://ror.org/02t3fqk56","country_code":"US","type":"company","lineage":["https://openalex.org/I4210122731"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"K.S. Kumar","raw_affiliation_strings":["Digital Equipment Corporation, Shrewsbury, MA, USA"],"affiliations":[{"raw_affiliation_string":"Digital Equipment Corporation, Shrewsbury, MA, USA","institution_ids":["https://openalex.org/I4210122731"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038723363","display_name":"J.H. Tracey","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J.H. Tracey","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5101547846"],"corresponding_institution_ids":["https://openalex.org/I4210122731"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.24767225,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"6","issue":"1","first_page":"116","last_page":"127"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8441332578659058},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7544196844100952},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.6468849182128906},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5402263402938843},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.5378220677375793},{"id":"https://openalex.org/keywords/focus","display_name":"Focus (optics)","score":0.5134707093238831},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.48374080657958984},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4789060354232788},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4301108717918396},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33307069540023804},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27419018745422363}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8441332578659058},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7544196844100952},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.6468849182128906},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5402263402938843},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5378220677375793},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.5134707093238831},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.48374080657958984},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4789060354232788},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4301108717918396},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33307069540023804},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27419018745422363},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1987.1270254","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270254","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W843364961","https://openalex.org/W1601593571","https://openalex.org/W1922812208","https://openalex.org/W1977298531","https://openalex.org/W1996897268","https://openalex.org/W2004943763","https://openalex.org/W2023734963","https://openalex.org/W2027337170","https://openalex.org/W2034570505","https://openalex.org/W2042009637","https://openalex.org/W2058909992","https://openalex.org/W2067794564","https://openalex.org/W2070975401","https://openalex.org/W2087443123","https://openalex.org/W2106879254","https://openalex.org/W2118387410","https://openalex.org/W2136914450","https://openalex.org/W2148708472","https://openalex.org/W2150177844","https://openalex.org/W2151754028","https://openalex.org/W2316762521","https://openalex.org/W4206088626","https://openalex.org/W4206703878","https://openalex.org/W4231425518","https://openalex.org/W4237368232","https://openalex.org/W4244562833","https://openalex.org/W4251384410","https://openalex.org/W4253305122","https://openalex.org/W6651540098","https://openalex.org/W6665145273"],"related_works":["https://openalex.org/W39373273","https://openalex.org/W2116677773","https://openalex.org/W2155261584","https://openalex.org/W2098026815","https://openalex.org/W2390545901","https://openalex.org/W2351709090","https://openalex.org/W2584231425","https://openalex.org/W2042919702","https://openalex.org/W2373887801","https://openalex.org/W207411050"],"abstract_inverted_index":{"The":[0,30],"aim":[1],"of":[2,25,38,42,50,64,95,119,143],"this":[3],"new":[4],"hardware":[5,68],"description":[6,37,49,142],"language,":[7],"Descriptive":[8],"Techniques":[9],"for":[10],"Modules":[11],"and":[12,22,54,83,106,109,111,127,136],"Systems":[13],"II":[14],"(DTMSII),":[15],"is":[16,34,121],"to":[17,71,101],"enhance":[18],"mixed":[19],"level":[20,63,94],"descriptions":[21],"multilevel":[23],"modeling":[24],"interconnected":[26],"digital":[27,43],"systems":[28],"[1][2][3].":[29],"focus":[31],"in":[32,123,140,157],"DTMSII":[33,97],"on":[35],"the":[36,39,67,72,77,86,141,153,158],"functional":[40],"behavior":[41],"modules":[44,56,87],"coupled":[45],"with":[46],"a":[47,61,92],"detailed":[48,90],"module":[51,73,80],"interactions.":[52],"Processor":[53],"related":[55],"can":[57,130],"be":[58,131],"described":[59],"at":[60,91],"high":[62],"abstraction":[65],"wherein":[66],"details":[69],"internal":[70],"are":[74,88,138,155],"suppressed.":[75],"On":[76],"other":[78],"hand,":[79],"interconnection":[81],"structures":[82],"interactions":[84],"among":[85],"carefully":[89],"low":[93],"abstraction.":[96],"has":[98],"powerful":[99],"constructs":[100,137],"specify":[102],"nonprocedural":[103],"actions,":[104],"serial":[105],"parallel":[107],"updates,":[108],"zero":[110],"nonzero":[112],"time":[113],"delays.":[114],"An":[115],"almost":[116],"unlimited":[117],"amount":[118],"parallelism":[120],"possible":[122],"DTMSII.":[124],"Both":[125],"synchronous":[126],"asynchronous":[128],"operations":[129],"specified.":[132],"Important":[133],"language":[134],"features":[135],"illustrated":[139],"an":[144],"M6800":[145],"microprocessor":[146],"system.":[147],"Quite":[148],"different":[149],"examples":[150],"studied":[151],"by":[152],"authors":[154],"available":[156],"references.":[159]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}