{"id":"https://openalex.org/W2091008500","doi":"https://doi.org/10.1109/tcad.1987.1270253","title":"Methodology Verification of Hierarchically Described VLSI Circuits","display_name":"Methodology Verification of Hierarchically Described VLSI Circuits","publication_year":1987,"publication_date":"1987-01-01","ids":{"openalex":"https://openalex.org/W2091008500","doi":"https://doi.org/10.1109/tcad.1987.1270253","mag":"2091008500"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1987.1270253","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270253","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000491931","display_name":"I. L. Bain","orcid":null},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"I.L. Bain","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences and the Research Laboratory, Massachusetts Institute of Technology, Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences and the Research Laboratory, Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032274121","display_name":"L.A. Glasser","orcid":null},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L.A. Glasser","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences and the Research Laboratory, Massachusetts Institute of Technology, Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences and the Research Laboratory, Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5000491931"],"corresponding_institution_ids":["https://openalex.org/I63966007"],"apc_list":null,"apc_paid":null,"fwci":0.4411,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.69459963,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"6","issue":"1","first_page":"111","last_page":"115"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8286381363868713},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7161385416984558},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5623034834861755},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5112033486366272},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.5106361508369446},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4291478395462036},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4142414927482605},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.286185622215271},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.26153016090393066},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25403356552124023},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16511467099189758},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14283272624015808}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8286381363868713},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7161385416984558},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5623034834861755},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5112033486366272},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.5106361508369446},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4291478395462036},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4142414927482605},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.286185622215271},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.26153016090393066},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25403356552124023},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16511467099189758},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14283272624015808}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1987.1270253","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270253","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1482973734","https://openalex.org/W1585442560","https://openalex.org/W1775423052","https://openalex.org/W1924916937","https://openalex.org/W1967575124","https://openalex.org/W2091008500","https://openalex.org/W2095777592","https://openalex.org/W2118567315","https://openalex.org/W2150090234","https://openalex.org/W4285719527","https://openalex.org/W6638147768","https://openalex.org/W6640428638"],"related_works":["https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2144453115","https://openalex.org/W2128223750","https://openalex.org/W4238532390","https://openalex.org/W2188872161","https://openalex.org/W2134640991","https://openalex.org/W3027318491","https://openalex.org/W1979789826","https://openalex.org/W1986774039"],"abstract_inverted_index":{"The":[0],"standard":[1],"approach":[2],"to":[3,12,23,62],"master":[4],"the":[5,39,71,77,87,97,103],"complexity":[6],"of":[7,16,29,38,65,76,89,100],"designing":[8],"VLSI":[9,43],"systems":[10],"is":[11,68],"adopt":[13],"a":[14,34,56],"set":[15],"rules":[17,30,78],"that,":[18],"when":[19],"respected,":[20],"are":[21,79,84],"conducive":[22],"correct":[24],"implementations.":[25],"Any":[26],"such":[27],"collection":[28],"can":[31],"be":[32],"called":[33],"design":[35],"methodology.":[36],"Most":[37],"effort":[40],"in":[41],"computer-aided":[42],"methodology":[44],"verification":[45],"has":[46],"been":[47],"traditionally":[48],"concentrated":[49],"on":[50],"geometrical":[51],"DRC.":[52],"This":[53,67],"paper":[54],"describes":[55],"program":[57],"that":[58],"checks":[59],"circuit":[60],"conformity":[61],"other":[63],"kinds":[64],"rules.":[66],"done":[69],"at":[70],"transistor":[72],"level,":[73],"and":[74,96],"most":[75],"user-selected.":[80],"Two":[81],"related":[82],"issues":[83],"also":[85],"discussed:":[86],"description":[88,99],"digital":[90],"MOS":[91],"circuits":[92],"using":[93],"wiring":[94],"operators;":[95],"formal":[98],"methodologies":[101],"by":[102],"designer.":[104]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}