{"id":"https://openalex.org/W2009789387","doi":"https://doi.org/10.1109/tcad.1987.1270251","title":"Layering Algorithms For Single-Row Routing","display_name":"Layering Algorithms For Single-Row Routing","publication_year":1987,"publication_date":"1987-01-01","ids":{"openalex":"https://openalex.org/W2009789387","doi":"https://doi.org/10.1109/tcad.1987.1270251","mag":"2009789387"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1987.1270251","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270251","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110191455","display_name":"Sangyong Han","orcid":null},"institutions":[{"id":"https://openalex.org/I144852770","display_name":"The King's College","ror":"https://ror.org/051j50p12","country_code":"US","type":"education","lineage":["https://openalex.org/I144852770"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sangyong Han","raw_affiliation_strings":["IBM Kingston, Kingston, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM Kingston, Kingston, NY, USA","institution_ids":["https://openalex.org/I144852770"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070824596","display_name":"Sartaj Sahni","orcid":"https://orcid.org/0000-0002-8129-1676"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Sahni","raw_affiliation_strings":["Computer Science Department, University of Minnesota, Minneapolis, MN, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5110191455"],"corresponding_institution_ids":["https://openalex.org/I144852770"],"apc_list":null,"apc_paid":null,"fwci":2.0931,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.85237706,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"6","issue":"1","first_page":"95","last_page":"102"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/layering","display_name":"Layering","score":0.9130419492721558},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6684067249298096},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6640924215316772},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6211042404174805},{"id":"https://openalex.org/keywords/routing-algorithm","display_name":"Routing algorithm","score":0.4975586235523224},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.05556061863899231}],"concepts":[{"id":"https://openalex.org/C176055353","wikidata":"https://www.wikidata.org/wiki/Q1402114","display_name":"Layering","level":2,"score":0.9130419492721558},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6684067249298096},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6640924215316772},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6211042404174805},{"id":"https://openalex.org/C2984173633","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Routing algorithm","level":4,"score":0.4975586235523224},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.05556061863899231},{"id":"https://openalex.org/C59822182","wikidata":"https://www.wikidata.org/wiki/Q441","display_name":"Botany","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1987.1270251","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270251","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","score":0.5600000023841858,"id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W115590081","https://openalex.org/W1980236559","https://openalex.org/W2004254685","https://openalex.org/W2016432840","https://openalex.org/W2046803742","https://openalex.org/W2112747630","https://openalex.org/W2126234424","https://openalex.org/W2158290480","https://openalex.org/W2610221269","https://openalex.org/W4205090815"],"related_works":["https://openalex.org/W2737480484","https://openalex.org/W2149224531","https://openalex.org/W2533557714","https://openalex.org/W1983892297","https://openalex.org/W2163566065","https://openalex.org/W2130387135","https://openalex.org/W2113171335","https://openalex.org/W2062697470","https://openalex.org/W2128119665","https://openalex.org/W2150731467"],"abstract_inverted_index":{"We":[0],"develop":[1],"two":[2],"fast":[3],"algorithms":[4,24,42,73],"for":[5,26,67],"the":[6,12,27,30,44,78],"layering":[7],"problem":[8],"that":[9,55],"arises":[10],"when":[11,29],"single-row":[13],"routing":[14],"approach":[15],"to":[16],"wire":[17],"layout":[18],"is":[19],"used.":[20],"Both":[21],"of":[22,40,46],"these":[23,41],"are":[25,36],"case":[28],"upper":[31],"and":[32],"lower":[33],"street":[34],"capacities":[35],"two.":[37],"While":[38],"neither":[39],"guarantees":[43],"production":[45],"an":[47,62],"optimal":[48],"layering,":[49],"it":[50],"has":[51],"been":[52],"empirically":[53],"determined":[54],"both":[56],"will":[57],"produce":[58],"better":[59],"layerings":[60],"than":[61,77],"earlier":[63,79],"proposed":[64],"algorithm":[65],"[13]":[66],"this":[68],"problem.":[69],"In":[70],"addition,":[71],"our":[72],"run":[74],"much":[75],"faster":[76],"algorithm.":[80]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}