{"id":"https://openalex.org/W2039969270","doi":"https://doi.org/10.1109/tcad.1987.1270245","title":"Block-Level Hardware Logic Simulation Machine","display_name":"Block-Level Hardware Logic Simulation Machine","publication_year":1987,"publication_date":"1987-01-01","ids":{"openalex":"https://openalex.org/W2039969270","doi":"https://doi.org/10.1109/tcad.1987.1270245","mag":"2039969270"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1987.1270245","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270245","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110446117","display_name":"Shigeru Takasaki","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"S. Takasaki","raw_affiliation_strings":["NEC Corporation Limited, Fuchu, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"NEC Corporation Limited, Fuchu, Tokyo, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086707100","display_name":"T. Sasaki","orcid":"https://orcid.org/0000-0001-5456-7801"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Sasaki","raw_affiliation_strings":["NEC Toshiba Information Systems, Inc., Japan"],"affiliations":[{"raw_affiliation_string":"NEC Toshiba Information Systems, Inc., Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048518936","display_name":"Nobuyoshi Nomizu","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"N. Nomizu","raw_affiliation_strings":["NEC Corporation Limited, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"NEC Corporation Limited, Tokyo, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090608277","display_name":"Nobuhiko Koike","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"N. Koike","raw_affiliation_strings":["NEC Corporation Limited, Fuchu, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"NEC Corporation Limited, Fuchu, Tokyo, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059916700","display_name":"Kenji Ohmori","orcid":"https://orcid.org/0000-0003-2160-974X"},"institutions":[{"id":"https://openalex.org/I204291657","display_name":"Hosei University","ror":"https://ror.org/00bx6dj65","country_code":"JP","type":"education","lineage":["https://openalex.org/I204291657"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Ohmori","raw_affiliation_strings":["Hosei University, Japan"],"affiliations":[{"raw_affiliation_string":"Hosei University, Japan","institution_ids":["https://openalex.org/I204291657"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5110446117"],"corresponding_institution_ids":["https://openalex.org/I118347220"],"apc_list":null,"apc_paid":null,"fwci":1.0465,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.75944909,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"6","issue":"1","first_page":"46","last_page":"54"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.7639413475990295},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.7595970630645752},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6876711249351501},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.6496715545654297},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5258960127830505},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.524304986000061},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3728666305541992},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2702697217464447},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.18574213981628418},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1565740704536438},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14692506194114685},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0628785789012909}],"concepts":[{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.7639413475990295},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.7595970630645752},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6876711249351501},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.6496715545654297},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5258960127830505},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.524304986000061},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3728666305541992},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2702697217464447},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.18574213981628418},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1565740704536438},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14692506194114685},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0628785789012909},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1987.1270245","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270245","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1970112123","https://openalex.org/W2064341251","https://openalex.org/W2098525454","https://openalex.org/W2144977947","https://openalex.org/W2148752144","https://openalex.org/W2164357943","https://openalex.org/W4231288534","https://openalex.org/W4235789417","https://openalex.org/W4246174232","https://openalex.org/W4252142323","https://openalex.org/W4253013447"],"related_works":["https://openalex.org/W2372403409","https://openalex.org/W4242726756","https://openalex.org/W2383679826","https://openalex.org/W2349682465","https://openalex.org/W2039969270","https://openalex.org/W1554938446","https://openalex.org/W2041701551","https://openalex.org/W2098525454","https://openalex.org/W4246174232","https://openalex.org/W2090223467"],"abstract_inverted_index":{"This":[0,9,17],"paper":[1,18,51],"describes":[2],"a":[3,12,21],"block-level":[4,22],"hardware":[5,29],"logic":[6],"simulation":[7,23,36],"machine.":[8],"is":[10],"called":[11],"Hardware":[13],"Logic":[14],"Simulator":[15],"(HAL).":[16],"first":[19],"shows":[20],"method.":[24],"Then,":[25],"it":[26,39,44],"overviews":[27],"HAL":[28,55],"and":[30,34,38,48],"software":[31],"system":[32,41,46],"configurations,":[33],"the":[35],"mechanism,":[37],"estimates":[40],"performance.":[42],"Finally,":[43],"discusses":[45],"applications":[47],"results.":[49],"The":[50],"also":[52],"indicates":[53],"that":[54],"has":[56],"been":[57],"successfully":[58],"used.":[59]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}