{"id":"https://openalex.org/W2161070735","doi":"https://doi.org/10.1109/tcad.1987.1270242","title":"A Systolic Design-Rule Checker","display_name":"A Systolic Design-Rule Checker","publication_year":1987,"publication_date":"1987-01-01","ids":{"openalex":"https://openalex.org/W2161070735","doi":"https://doi.org/10.1109/tcad.1987.1270242","mag":"2161070735"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1987.1270242","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270242","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108188032","display_name":"Rajiv Kane","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"R. Kane","raw_affiliation_strings":["Daisy Systems Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Daisy Systems Corporation, San Jose, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070824596","display_name":"Sartaj Sahni","orcid":"https://orcid.org/0000-0002-8129-1676"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Sahni","raw_affiliation_strings":["University of Minnesota, Minneapolis, MN, USA"],"affiliations":[{"raw_affiliation_string":"University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5108188032"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5698,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.83763049,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"6","issue":"1","first_page":"22","last_page":"32"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5650385618209839},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4847690463066101},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.42913171648979187},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3865123987197876},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0747576355934143}],"concepts":[{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5650385618209839},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4847690463066101},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.42913171648979187},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3865123987197876},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0747576355934143}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1987.1270242","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270242","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1662114873","https://openalex.org/W1988286948","https://openalex.org/W2010948284","https://openalex.org/W2020817912","https://openalex.org/W2050831047","https://openalex.org/W2125076291","https://openalex.org/W2134845208","https://openalex.org/W2142307378","https://openalex.org/W2144977947","https://openalex.org/W2148752144","https://openalex.org/W2156282125","https://openalex.org/W3098506267","https://openalex.org/W4232854620","https://openalex.org/W4235557525","https://openalex.org/W4235789417","https://openalex.org/W4236875915","https://openalex.org/W4244395203","https://openalex.org/W4249362752","https://openalex.org/W4249601330","https://openalex.org/W4253013447","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2350741829","https://openalex.org/W2530322880"],"abstract_inverted_index":{"We":[0],"develop":[1],"a":[2,24],"systolic":[3],"design-rule":[4,30],"checker":[5],"(SDRC)":[6],"for":[7],"rectilinear":[8],"geometries.":[9],"This":[10],"SDRC":[11],"reports":[12],"all":[13],"width":[14],"and":[15],"spacing":[16],"violations.":[17],"It":[18],"is":[19],"expected":[20],"to":[21],"result":[22],"in":[23],"significant":[25],"speed":[26],"up":[27],"of":[28,33],"the":[29],"check":[31],"phase":[32],"chip":[34],"design.":[35]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}