{"id":"https://openalex.org/W2021489604","doi":"https://doi.org/10.1109/tcad.1986.1270233","title":"PLATYPUS: A PLA Test Pattern Generation Tool","display_name":"PLATYPUS: A PLA Test Pattern Generation Tool","publication_year":1986,"publication_date":"1986-10-01","ids":{"openalex":"https://openalex.org/W2021489604","doi":"https://doi.org/10.1109/tcad.1986.1270233","mag":"2021489604"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1986.1270233","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1986.1270233","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017928715","display_name":"Ruey-Sing Wei","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ruey-Sing Wei","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of California, Berkeley, CA, USA","[Department of Electrical Engineering & Computer Science, University of California, Berkeley, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"[Department of Electrical Engineering & Computer Science, University of California, Berkeley, CA, USA]","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088660554","display_name":"Alberto Sangiovanni\u2010Vincentelli","orcid":"https://orcid.org/0000-0003-1298-8389"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Sangiovanni-Vincentelli","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of California, Berkeley, CA, USA","[Department of Electrical Engineering & Computer Science, University of California, Berkeley, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"[Department of Electrical Engineering & Computer Science, University of California, Berkeley, CA, USA]","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5017928715"],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":0.9022,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.77270226,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":"4","first_page":"633","last_page":"644"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5809639096260071},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5447916984558105},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4472622573375702},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.42905086278915405},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37464457750320435},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22095370292663574}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5809639096260071},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5447916984558105},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4472622573375702},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.42905086278915405},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37464457750320435},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22095370292663574},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1986.1270233","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1986.1270233","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W209528552","https://openalex.org/W1805015378","https://openalex.org/W1887564029","https://openalex.org/W1993775768","https://openalex.org/W2024467749","https://openalex.org/W2028362435","https://openalex.org/W2029173745","https://openalex.org/W2035633155","https://openalex.org/W2048777958","https://openalex.org/W2057136659","https://openalex.org/W2065966163","https://openalex.org/W2088013285","https://openalex.org/W2105761964","https://openalex.org/W2122439715","https://openalex.org/W2124078793","https://openalex.org/W2154499040","https://openalex.org/W2608590452","https://openalex.org/W4238824332","https://openalex.org/W4246995621","https://openalex.org/W4248241931","https://openalex.org/W6998940146"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2280422768","https://openalex.org/W3143197806","https://openalex.org/W4252555497","https://openalex.org/W3121175838","https://openalex.org/W3016293053","https://openalex.org/W2401723157","https://openalex.org/W2952904874","https://openalex.org/W324626582","https://openalex.org/W4389302559"],"abstract_inverted_index":{"PLATypus":[0],"(PLA":[1],"Test":[2,182],"pattern":[3,183],"generation":[4,184],"and":[5,31,54,70,100,129,156,163,179],"logic":[6,33,60,77,83,176],"simulation":[7,177],"tool)":[8],"is":[9,17,49,91,98,104,114,134],"an":[10],"efficient":[11],"tool":[12,178],"for":[13],"large":[14,192],"PLA's":[15],"which":[16],"interfaced":[18],"with":[19],"other":[20],"existing":[21],"PLA":[22,65],"tools":[23],"such":[24],"as":[25,174],"the":[26,32,40,55,64,82,109,118,123,144],"folding":[27],"program":[28,85,133],"PLEASURE":[29],"[12]":[30],"minimizer":[34],"ESPRESSO":[35,86],"II-C":[36,87],"[11]":[37],"developed":[38],"at":[39,44,136],"University":[41],"of":[42,58,146,194],"California":[43],"Berkeley.":[45],"A":[46,106],"new":[47],"algorithm":[48,90,120],"proposed":[50,119],"based":[51],"on":[52,190],"complementation":[53,69],"tautology":[56,71],"check":[57,72],"a":[59,175,191],"cover,":[61],"derived":[62],"from":[63],"personality":[66],"matrix.":[67],"Both":[68,160],"are":[73,167],"performed":[74,187],"by":[75,117,139,188],"advanced":[76],"manipulation":[78],"algorithms":[79],"used":[80,115,173],"in":[81,143],"minimization":[84],"[11].":[88],"The":[89,132],"exact,":[92],"i.e.,":[93],"every":[94],"testable":[95],"crosspoint":[96,164],"fault":[97,102,147,151,165],"tested,":[99],"maximum":[101],"coverage":[103],"guaranteed.":[105],"quick":[107],"preprocess,":[108],"biased":[110],"random":[111],"test":[112,158],"generation,":[113],"followed":[116],"to":[121],"achieve":[122],"best":[124],"balance":[125],"between":[126],"run":[127],"time":[128],"test-set":[130],"compactness.":[131],"refined":[135],"various":[137],"stages":[138],"many":[140],"powerful":[141],"heuristics":[142],"area":[145],"processing":[148],"order,":[149],"backend":[150],"simulation,":[152],"\"don't-care\"":[153],"bit":[154],"fixing,":[155],"on-the-fly":[157],"compaction.":[159],"single":[161],"stuck-at":[162],"models":[166],"supported.":[168],"PLATYPUS":[169,189],"can":[170],"also":[171],"be":[172],"redundancy":[180],"identifier.":[181],"has":[185],"been":[186],"number":[193],"industrial":[195],"PLA's.":[196]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}