{"id":"https://openalex.org/W1996535604","doi":"https://doi.org/10.1109/tcad.1986.1270229","title":"Synthesis and Optimization of Multilevel Logic under Timing Constraints","display_name":"Synthesis and Optimization of Multilevel Logic under Timing Constraints","publication_year":1986,"publication_date":"1986-10-01","ids":{"openalex":"https://openalex.org/W1996535604","doi":"https://doi.org/10.1109/tcad.1986.1270229","mag":"1996535604"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1986.1270229","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1986.1270229","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051790093","display_name":"K. Bartlett","orcid":null},"institutions":[{"id":"https://openalex.org/I188538660","display_name":"University of Colorado Boulder","ror":"https://ror.org/02ttsq026","country_code":"US","type":"education","lineage":["https://openalex.org/I188538660"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"K. Bartlett","raw_affiliation_strings":["Department of Electrical Engineering and Computer Engineering, University of Colorado Boulder, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Engineering, University of Colorado Boulder, USA","institution_ids":["https://openalex.org/I188538660"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002349035","display_name":"William A. Cohen","orcid":null},"institutions":[{"id":"https://openalex.org/I1332737386","display_name":"General Electric (United States)","ror":"https://ror.org/013msgt25","country_code":"US","type":"company","lineage":["https://openalex.org/I1332737386"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W. Cohen","raw_affiliation_strings":["General Electric Microelectronics Center, NC, USA"],"affiliations":[{"raw_affiliation_string":"General Electric Microelectronics Center, NC, USA","institution_ids":["https://openalex.org/I1332737386"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037141969","display_name":"Aart De Geus","orcid":null},"institutions":[{"id":"https://openalex.org/I1332737386","display_name":"General Electric (United States)","ror":"https://ror.org/013msgt25","country_code":"US","type":"company","lineage":["https://openalex.org/I1332737386"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. De Geus","raw_affiliation_strings":["General Electric Microelectronics Center, NC, USA"],"affiliations":[{"raw_affiliation_string":"General Electric Microelectronics Center, NC, USA","institution_ids":["https://openalex.org/I1332737386"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019892407","display_name":"Gary D. Hachtel","orcid":"https://orcid.org/0000-0002-6810-9067"},"institutions":[{"id":"https://openalex.org/I188538660","display_name":"University of Colorado Boulder","ror":"https://ror.org/02ttsq026","country_code":"US","type":"education","lineage":["https://openalex.org/I188538660"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Hachtel","raw_affiliation_strings":["Department of Electrical Engineering and Computer Engineering, University of Colorado Boulder, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Engineering, University of Colorado Boulder, USA","institution_ids":["https://openalex.org/I188538660"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5051790093"],"corresponding_institution_ids":["https://openalex.org/I188538660"],"apc_list":null,"apc_paid":null,"fwci":7.2391,"has_fulltext":false,"cited_by_count":92,"citation_normalized_percentile":{"value":0.96845229,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"5","issue":"4","first_page":"582","last_page":"596"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7819319367408752},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6814658045768738},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6649171113967896},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.6484291553497314},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.6125186085700989},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4984753131866455},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.49639254808425903},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4767671227455139},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.45862501859664917},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.45810839533805847},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.43680596351623535},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3764411211013794},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37040776014328003},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3697459101676941},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27417296171188354},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.16857579350471497},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1637783646583557},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1475818157196045}],"concepts":[{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7819319367408752},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6814658045768738},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6649171113967896},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.6484291553497314},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.6125186085700989},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4984753131866455},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.49639254808425903},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4767671227455139},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.45862501859664917},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.45810839533805847},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.43680596351623535},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3764411211013794},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37040776014328003},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3697459101676941},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27417296171188354},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.16857579350471497},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1637783646583557},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1475818157196045},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1986.1270229","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1986.1270229","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1978847232","https://openalex.org/W1989609306","https://openalex.org/W1996535604","https://openalex.org/W2001885513","https://openalex.org/W2065371192","https://openalex.org/W2105761964","https://openalex.org/W4250956016"],"related_works":["https://openalex.org/W1939541994","https://openalex.org/W2109697164","https://openalex.org/W2543290882","https://openalex.org/W4241206086","https://openalex.org/W1591214607","https://openalex.org/W2157277696","https://openalex.org/W2066871890","https://openalex.org/W2071237164","https://openalex.org/W2337636225","https://openalex.org/W2146894108"],"abstract_inverted_index":{"The":[0],"automation":[1],"of":[2,7,19,33,36,66,100],"the":[3,20,34,37,40,48,56,83,102],"synthesis":[4,63,90,116],"and":[5,22,111],"optimization":[6],"combinational":[8,68],"logic":[9,69],"can":[10],"result":[11],"in":[12,14,31,70],"savings":[13],"design":[15],"time,":[16],"significant":[17],"improvements":[18],"circuitry,":[21],"guarantee":[23],"functional":[24],"correctness.":[25],"Synthesis":[26],"quality":[27],"is":[28,82],"often":[29],"measured":[30],"terms":[32],"area":[35,108],"circuit":[38],"on":[39,55],"chip,":[41],"which":[42],"fails":[43],"to":[44,85,96],"take":[45],"into":[46,91,117],"account":[47],"timing":[49,76],"constraints":[50],"that":[51],"might":[52],"be":[53],"imposed":[54],"logic.":[57],"This":[58],"paper":[59],"describes":[60],"SOCRATES,":[61],"a":[62,71,97],"system":[64,81,103],"capable":[65],"generating":[67],"given":[72],"technology":[73],"under":[74],"user-defined":[75],"constraints.":[77],"We":[78],"believe":[79],"this":[80],"first":[84],"perform":[86],"optimized,":[87,113],"delay-constrained,":[88,114],"multilevel":[89,115],"standard":[92,118],"cell":[93,119],"libraries.":[94,120],"Applied":[95],"large":[98],"number":[99],"examples,":[101],"has":[104],"successfully":[105],"traded":[106],"off":[107],"versus":[109],"delay":[110],"performs":[112]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}