{"id":"https://openalex.org/W2062106339","doi":"https://doi.org/10.1109/tcad.1986.1270216","title":"SLS: An Advanced Symbolic Layout System for Bipolar and FET Design","display_name":"SLS: An Advanced Symbolic Layout System for Bipolar and FET Design","publication_year":1986,"publication_date":"1986-10-01","ids":{"openalex":"https://openalex.org/W2062106339","doi":"https://doi.org/10.1109/tcad.1986.1270216","mag":"2062106339"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1986.1270216","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1986.1270216","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078565660","display_name":"S. Posluszny","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S.D. Posluszny","raw_affiliation_strings":["IBM, East Fishkill, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM, East Fishkill, NY, USA","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5078565660"],"corresponding_institution_ids":["https://openalex.org/I1341412227"],"apc_list":null,"apc_paid":null,"fwci":1.6266,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.82976705,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":"4","first_page":"450","last_page":"458"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.6261197328567505},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5567898154258728},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5184866786003113},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5093744993209839},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.4676589071750641},{"id":"https://openalex.org/keywords/bipolar-junction-transistor","display_name":"Bipolar junction transistor","score":0.4666903614997864},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.44244804978370667},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.4101193845272064},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.40957245230674744},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3364754021167755},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31954777240753174},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26344242691993713},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.212222158908844},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11723101139068604},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.0739651620388031},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06736314296722412}],"concepts":[{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.6261197328567505},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5567898154258728},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5184866786003113},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5093744993209839},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.4676589071750641},{"id":"https://openalex.org/C23061349","wikidata":"https://www.wikidata.org/wiki/Q188946","display_name":"Bipolar junction transistor","level":4,"score":0.4666903614997864},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.44244804978370667},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.4101193845272064},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.40957245230674744},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3364754021167755},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31954777240753174},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26344242691993713},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.212222158908844},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11723101139068604},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0739651620388031},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06736314296722412},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1986.1270216","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1986.1270216","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1666015432","https://openalex.org/W1965870661","https://openalex.org/W1975963464","https://openalex.org/W1986970392","https://openalex.org/W1989727057","https://openalex.org/W1992273002","https://openalex.org/W2010124937","https://openalex.org/W2079248440","https://openalex.org/W2122100945","https://openalex.org/W2135461915","https://openalex.org/W2988586520","https://openalex.org/W3016641696","https://openalex.org/W4232601364","https://openalex.org/W4233678853","https://openalex.org/W4235531327","https://openalex.org/W4237288420","https://openalex.org/W4240226712","https://openalex.org/W4249925044"],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W1840261322","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W2050492524","https://openalex.org/W4254559750","https://openalex.org/W2998315020","https://openalex.org/W4324123959","https://openalex.org/W2073412068","https://openalex.org/W2363647692"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"features":[3],"of":[4,45],"the":[5,90,103,112,125],"Symbolic":[6,17],"Layout":[7],"System":[8],"(SLS),":[9],"an":[10],"advanced":[11],"layout":[12,18],"system":[13],"for":[14,77,135],"VLSI":[15],"designs.":[16],"is":[19,87,108,129],"a":[20,32,43,50],"method":[21],"by":[22],"which":[23],"point":[24,93],"objects,":[25],"wires,":[26],"and":[27,38,92,98,123,137],"regions":[28,72],"are":[29,54,65,75],"sketched":[30],"on":[31,89],"virtual":[33],"grid,":[34],"converted":[35],"to":[36,42,95,102,114],"shapes,":[37],"then":[39],"spaced":[40],"according":[41],"set":[44],"minimum":[46],"ground":[47],"rules":[48],"using":[49,67],"compactor.":[51,104],"Point":[52],"objects":[53,64,94],"defined":[55],"as":[56],"terminals,":[57],"FET":[58,138],"transistors,":[59,81],"contacts,":[60],"or":[61,69,82],"vias.":[62],"These":[63],"connected":[66],"wires":[68,91],"\"sticks.\"":[70],"Flexible":[71],"(orthogonal":[73],"polygons)":[74],"provided":[76],"building":[78],"wells,":[79],"bipolar":[80,136],"complex":[83],"devices.":[84],"Network":[85],"extraction":[86],"performed":[88],"check":[96],"connectivity":[97],"provide":[99],"net":[100],"information":[101],"The":[105],"compaction":[106,121,126],"process":[107],"interactively":[109],"controlled,":[110],"allowing":[111],"user":[113],"override":[115],"design":[116],"rules,":[117],"insert":[118],"jogs,":[119],"build":[120],"fences,":[122],"specify":[124],"center.":[127],"SLS":[128],"technology":[130],"independent,":[131],"making":[132],"it":[133],"useful":[134],"technologies.":[139]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}