{"id":"https://openalex.org/W1973555432","doi":"https://doi.org/10.1109/tcad.1986.1270191","title":"McBOOLE: A New Procedure for Exact Logic Minimization","display_name":"McBOOLE: A New Procedure for Exact Logic Minimization","publication_year":1986,"publication_date":"1986-01-01","ids":{"openalex":"https://openalex.org/W1973555432","doi":"https://doi.org/10.1109/tcad.1986.1270191","mag":"1973555432"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1986.1270191","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1986.1270191","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012766648","display_name":"Michel Dagenais","orcid":"https://orcid.org/0000-0002-6095-6149"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M.R. Dagenais","raw_affiliation_strings":["Department of Electrical Engineering, McGill University, Montreal, QUE, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061064231","display_name":"Vineet Agarwal","orcid":"https://orcid.org/0000-0001-6235-5577"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"V.K. Agarwal","raw_affiliation_strings":["Department of Electrical Engineering, McGill University, Montreal, QUE, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063304103","display_name":"N.C. Rumin","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"N.C. Rumin","raw_affiliation_strings":["Department of Electrical Engineering, McGill University, Montreal, QUE, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I5023651"],"apc_list":null,"apc_paid":null,"fwci":6.6387,"has_fulltext":false,"cited_by_count":73,"citation_normalized_percentile":{"value":0.96515548,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"5","issue":"1","first_page":"229","last_page":"238"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.991100013256073,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.987500011920929,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.6514176726341248},{"id":"https://openalex.org/keywords/cover","display_name":"Cover (algebra)","score":0.6293602585792542},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.5508213639259338},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5495591759681702},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5049002766609192},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.47581177949905396},{"id":"https://openalex.org/keywords/circuit-minimization-for-boolean-functions","display_name":"Circuit minimization for Boolean functions","score":0.4640796184539795},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4335193336009979},{"id":"https://openalex.org/keywords/directed-graph","display_name":"Directed graph","score":0.41021764278411865},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.34940722584724426},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.29903024435043335},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.25032296776771545},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.2253505289554596},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.15380218625068665},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08339691162109375}],"concepts":[{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.6514176726341248},{"id":"https://openalex.org/C2780428219","wikidata":"https://www.wikidata.org/wiki/Q16952335","display_name":"Cover (algebra)","level":2,"score":0.6293602585792542},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.5508213639259338},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5495591759681702},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5049002766609192},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.47581177949905396},{"id":"https://openalex.org/C94992772","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Circuit minimization for Boolean functions","level":4,"score":0.4640796184539795},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4335193336009979},{"id":"https://openalex.org/C146380142","wikidata":"https://www.wikidata.org/wiki/Q1137726","display_name":"Directed graph","level":2,"score":0.41021764278411865},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.34940722584724426},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.29903024435043335},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.25032296776771545},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.2253505289554596},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.15380218625068665},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08339691162109375},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.1986.1270191","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1986.1270191","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:publications.polymtl.ca:74089","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/74089/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"Article de revue"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1771140621","https://openalex.org/W1997941343","https://openalex.org/W2010477071","https://openalex.org/W2011461607","https://openalex.org/W2015600688","https://openalex.org/W2018094844","https://openalex.org/W2032524661","https://openalex.org/W2046603834","https://openalex.org/W2047315525","https://openalex.org/W2060927920","https://openalex.org/W2090572034","https://openalex.org/W2093176534","https://openalex.org/W2105761964","https://openalex.org/W2118791907","https://openalex.org/W2124078793","https://openalex.org/W2313662940","https://openalex.org/W2329329248","https://openalex.org/W4231510479","https://openalex.org/W4236334728","https://openalex.org/W4238787256","https://openalex.org/W4244630587","https://openalex.org/W4255994988"],"related_works":["https://openalex.org/W2153767045","https://openalex.org/W4211064314","https://openalex.org/W2021985366","https://openalex.org/W2156419323","https://openalex.org/W2157200699","https://openalex.org/W2504025942","https://openalex.org/W4296112050","https://openalex.org/W4385343370","https://openalex.org/W1596736728","https://openalex.org/W4283724772"],"abstract_inverted_index":{"A":[0,23],"new":[1,99],"logic":[2],"minimization":[3],"algorithm":[4,81,100],"is":[5,26,56,77,101],"presented.":[6],"It":[7],"finds":[8],"a":[9,13,19,34],"minimal":[10,35,60],"cover":[11,66],"for":[12,104],"multiple-output":[14],"boolean":[15],"function":[16],"expressed":[17],"as":[18],"list":[20,53],"of":[21,33,54],"cubes.":[22],"directed":[24],"graph":[25],"used":[27],"to":[28,44,58],"speed":[29],"up":[30],"the":[31,47,62,98],"selection":[32],"cover.":[36],"Covering":[37],"cycles":[38],"are":[39],"partitioned":[40],"and":[41,111],"branched":[42],"independently":[43],"reduce":[45],"greatly":[46],"branching":[48],"depth.":[49],"The":[50,72],"resulting":[51],"minimized":[52],"cubes":[55,69],"guaranteed":[57],"be":[59],"in":[61,84],"sense":[63],"that":[64,97],"no":[65],"with":[67,93,106],"less":[68,107],"can":[70],"exist.":[71],"don't":[73],"care":[74],"at":[75],"output":[76,113],"handled":[78],"properly.":[79],"This":[80],"was":[82],"implemented":[83],"C":[85],"language":[86],"under":[87],"UNIX":[88],"BSD4.2.":[89],"An":[90],"extensive":[91],"comparison":[92],"ESPRESSO":[94],"IIC":[95],"shows":[96],"particularly":[102],"attractive":[103],"functions":[105],"than":[108],"20":[109,112],"input":[110],"variables.":[114]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}