{"id":"https://openalex.org/W2113167730","doi":"https://doi.org/10.1109/tcad.1985.1270164","title":"An Efficient Timing Model for CMOS Combinational Logic Gates","display_name":"An Efficient Timing Model for CMOS Combinational Logic Gates","publication_year":1985,"publication_date":"1985-10-01","ids":{"openalex":"https://openalex.org/W2113167730","doi":"https://doi.org/10.1109/tcad.1985.1270164","mag":"2113167730"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1985.1270164","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1985.1270164","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004841856","display_name":"Chung\u2010Yu Wu","orcid":"https://orcid.org/0000-0002-9236-0809"},"institutions":[{"id":"https://openalex.org/I126345244","display_name":"Portland State University","ror":"https://ror.org/00yn2fy02","country_code":"US","type":"education","lineage":["https://openalex.org/I126345244"]},{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW","US"],"is_corresponding":true,"raw_author_name":"Chung-Yu Wu","raw_affiliation_strings":["Department of Electrical Engineering, School of Engineering and Applied Science, Portland State University, Portland, OR, USA","Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, School of Engineering and Applied Science, Portland State University, Portland, OR, USA","institution_ids":["https://openalex.org/I126345244"]},{"raw_affiliation_string":"Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109912685","display_name":"Jen-Sheng Hwang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jen-Sheng Hwang","raw_affiliation_strings":["Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100986517","display_name":"Chih Hao Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih Chang","raw_affiliation_strings":["Industrial Technology Research Institute, Electronic Research and Service Organization, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Industrial Technology Research Institute, Electronic Research and Service Organization, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089325171","display_name":"Ching-Chu Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Chu Chang","raw_affiliation_strings":["Industrial Technology Research Institute, Electronic Research and Service Organization, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Industrial Technology Research Institute, Electronic Research and Service Organization, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5004841856"],"corresponding_institution_ids":["https://openalex.org/I126345244","https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.21442958,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":"4","first_page":"636","last_page":"650"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.7177025079727173},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.6906764507293701},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6794024705886841},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6021901965141296},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5654416680335999},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5585240721702576},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5477452278137207},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5198800563812256},{"id":"https://openalex.org/keywords/nand-logic","display_name":"NAND logic","score":0.5035666823387146},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.48762598633766174},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.46594417095184326},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.4589993953704834},{"id":"https://openalex.org/keywords/nor-gate","display_name":"NOR gate","score":0.45410287380218506},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4507368803024292},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.442682147026062},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4262082576751709},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.3398280739784241},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.3093637228012085},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.27315178513526917},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2635703682899475},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.2443154752254486},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21844017505645752},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20172324776649475},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15810224413871765}],"concepts":[{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.7177025079727173},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.6906764507293701},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6794024705886841},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6021901965141296},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5654416680335999},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5585240721702576},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5477452278137207},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5198800563812256},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.5035666823387146},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.48762598633766174},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.46594417095184326},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.4589993953704834},{"id":"https://openalex.org/C126445297","wikidata":"https://www.wikidata.org/wiki/Q8065380","display_name":"NOR gate","level":4,"score":0.45410287380218506},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4507368803024292},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.442682147026062},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4262082576751709},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.3398280739784241},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.3093637228012085},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.27315178513526917},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2635703682899475},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2443154752254486},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21844017505645752},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20172324776649475},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15810224413871765},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1985.1270164","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1985.1270164","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1585442560","https://openalex.org/W1975325840","https://openalex.org/W2001288892","https://openalex.org/W2036597275","https://openalex.org/W2039177842","https://openalex.org/W2067139554","https://openalex.org/W2075681164","https://openalex.org/W2082603453","https://openalex.org/W2092722928","https://openalex.org/W2119759405","https://openalex.org/W2146942659","https://openalex.org/W2154363431","https://openalex.org/W2157230896","https://openalex.org/W3014473719","https://openalex.org/W3034346553","https://openalex.org/W3147616483","https://openalex.org/W3203964238","https://openalex.org/W4210323424","https://openalex.org/W4240427602","https://openalex.org/W6775559581"],"related_works":["https://openalex.org/W1017999001","https://openalex.org/W2565020286","https://openalex.org/W3200424893","https://openalex.org/W4252993849","https://openalex.org/W2355985656","https://openalex.org/W4361799621","https://openalex.org/W2512074641","https://openalex.org/W3205944968","https://openalex.org/W2619968078","https://openalex.org/W4252985704"],"abstract_inverted_index":{"A":[0],"new":[1],"general":[2],"timing":[3,46,70,129,137,142,146],"model":[4,138],"for":[5,79,103],"CMOS":[6,80],"combinational":[7],"logic":[8,104],"gates":[9,84,88,105],"is":[10,23,39,130],"proposed.":[11],"In":[12],"this":[13,42],"model,":[14],"the":[15,28,32,36,44,121,124,135,144],"linearized":[16],"large-signal":[17],"equivalent":[18,37],"circuit":[19,38],"of":[20,35],"a":[21],"gate":[22],"first":[24],"constructed.":[25],"Then":[26],"applying":[27],"dominant-pole-dominant-zero":[29],"(DPDZ)":[30],"method,":[31],"dominant":[33],"pole":[34],"calculated.":[40],"Using":[41],"pole,":[43],"signal":[45,128,145],"can":[47,71,100,147],"be":[48,72,75,101,148],"explicitly":[49],"expressed.":[50],"Comparisons":[51],"between":[52],"calculation":[53],"results":[54,57],"and":[55,60,95,151,157],"simulation":[56],"are":[58,63],"made":[59],"error":[61,67,126],"analyses":[62],"performed.":[64],"The":[65],"worst-case":[66,125],"in":[68,127,139],"characteristic-waveform":[69],"confined":[73],"to":[74],"within":[76],"35":[77],"percent":[78],"inverters,":[81],"multi-input":[82,86],"NOR":[83],"or":[85,110],"NAND":[87],"with":[89,106,153],"different":[90],"device":[91,96],"dimensions,":[92],"capacitive":[93,112],"loads,":[94],"parameters.":[97],"Better":[98],"accuracy":[99],"obtained":[102],"commonly-used":[107],"channel":[108],"dimension":[109],"large":[111],"load.":[113],"For":[114],"internal":[115],"waveforms":[116],"not":[117,131],"deviating":[118],"much":[119],"from":[120],"characteristic":[122],"waveforms,":[123],"substantially":[132],"increased.":[133],"Applying":[134],"proposed":[136],"an":[140],"experimental":[141],"simulator,":[143],"analyzed":[149],"accurately":[150],"efficiently":[152],"reduced":[154],"CPU":[155],"time":[156],"memory.":[158]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}