{"id":"https://openalex.org/W1996501408","doi":"https://doi.org/10.1109/tcad.1985.1270123","title":"Optimal State Assignment for Finite State Machines","display_name":"Optimal State Assignment for Finite State Machines","publication_year":1985,"publication_date":"1985-07-01","ids":{"openalex":"https://openalex.org/W1996501408","doi":"https://doi.org/10.1109/tcad.1985.1270123","mag":"1996501408"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1985.1270123","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1985.1270123","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/165554","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]},{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"G. De Micheli","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","[IBM Thomas J. Watson Research Center, Yorktown Heights, NY , USA]"],"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]},{"raw_affiliation_string":"[IBM Thomas J. Watson Research Center, Yorktown Heights, NY , USA]","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064568178","display_name":"Robert K. Brayton","orcid":"https://orcid.org/0000-0002-3861-1718"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.K. Brayton","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","[IBM Thomas J. Watson Research Center, Yorktown Heights, NY , USA]"],"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]},{"raw_affiliation_string":"[IBM Thomas J. Watson Research Center, Yorktown Heights, NY , USA]","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088660554","display_name":"Alberto Sangiovanni\u2010Vincentelli","orcid":"https://orcid.org/0000-0003-1298-8389"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Sangiovanni-Vincentelli","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, USA","Department of Electrical Engineering and Computer Sciences,University of California, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences,University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5072927296"],"corresponding_institution_ids":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"],"apc_list":null,"apc_paid":null,"fwci":8.7877,"has_fulltext":false,"cited_by_count":345,"citation_normalized_percentile":{"value":0.98087799,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"4","issue":"3","first_page":"269","last_page":"285"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.7797086238861084},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6055607795715332},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5406853556632996},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.5175930261611938},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.5021626949310303},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.47841840982437134},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.41677021980285645},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.41242915391921997},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.22595375776290894},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09952309727668762}],"concepts":[{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.7797086238861084},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6055607795715332},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5406853556632996},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5175930261611938},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.5021626949310303},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.47841840982437134},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.41677021980285645},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41242915391921997},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.22595375776290894},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09952309727668762}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tcad.1985.1270123","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1985.1270123","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:infoscience.epfl.ch:165554","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/165554","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"pmh:oai:infoscience.tind.io:165554","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/67043","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"research article"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:165554","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/165554","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W41526928","https://openalex.org/W115550575","https://openalex.org/W1989609306","https://openalex.org/W2001885513","https://openalex.org/W2005130273","https://openalex.org/W2011461607","https://openalex.org/W2012270896","https://openalex.org/W2025152094","https://openalex.org/W2028362435","https://openalex.org/W2028607047","https://openalex.org/W2054846729","https://openalex.org/W2057136659","https://openalex.org/W2059930861","https://openalex.org/W2079803376","https://openalex.org/W2095417980","https://openalex.org/W2096052890","https://openalex.org/W2103516761","https://openalex.org/W2105761964","https://openalex.org/W2106483006","https://openalex.org/W2113749255","https://openalex.org/W2115602674","https://openalex.org/W2124078793","https://openalex.org/W2144509528","https://openalex.org/W2160354462","https://openalex.org/W2317462728","https://openalex.org/W2319549361","https://openalex.org/W3147994236","https://openalex.org/W4231742674","https://openalex.org/W4236334728","https://openalex.org/W4253065949","https://openalex.org/W4302339081","https://openalex.org/W6653576183"],"related_works":["https://openalex.org/W2061013587","https://openalex.org/W2286041180","https://openalex.org/W2142821671","https://openalex.org/W1964294637","https://openalex.org/W1548714093","https://openalex.org/W2162122639","https://openalex.org/W2079046142","https://openalex.org/W195768792","https://openalex.org/W2118466047","https://openalex.org/W2107855929"],"abstract_inverted_index":{"Computer-Aided":[0,93],"synthesis":[1],"of":[2,5,43,56,60,89,104,126,130,150,162,177,189,202,234],"sequential":[3,24],"functions":[4,25],"VLSI":[6],"systems,":[7],"such":[8,72],"as":[9,26,183,186],"microprocessor":[10],"control":[11,105],"units,":[12],"must":[13],"include":[14],"design":[15],"optimization":[16],"procedures":[17],"to":[18,86,214],"yield":[19],"area-effective":[20],"circuits.":[21],"We":[22,107],"model":[23],"deterministic":[27],"synchronous":[28],"Finite":[29],"State":[30,51],"Machines":[31],"(FSM's),":[32],"and":[33,38,48,229],"we":[34],"consider":[35],"a":[36,145,163,212,225],"regular":[37],"structured":[39],"implementation":[40,176],"by":[41,71],"means":[42],"Programmable":[44],"Logic":[45,140],"Arrays":[46],"(PLA's)":[47],"feedback":[49],"registers.":[50],"assignment,":[52],"i.e.,":[53],"binary":[54],"encoding":[55,103,165,199,217],"the":[57,61,67,83,87,127,131,151,160,170,175,178,187,190,215,243],"internal":[58],"states":[59],"finite":[62,132,152,235,251],"state":[63,76,113,116,133,138,153,171,236,252],"machine,":[64],"affects":[65],"substantially":[66],"silicon":[68],"area":[69],"taken":[70],"an":[73,101,109,121,197,246],"implementation.":[74],"Several":[75],"assignment":[77,117],"techniques":[78],"have":[79,240],"been":[80,222],"proposed":[81],"in":[82,97,224],"past.":[84],"However,":[85],"best":[88],"our":[90],"knowledge,":[91],"no":[92],"Design":[94],"tool":[95,248],"is":[96,118,135,142,200,245],"use":[98],"today":[99],"for":[100,111,249],"efficient":[102],"logic.":[106],"propose":[108],"algorithm":[110,210,220],"optimal":[112,198],"assignment.":[114],"Optimal":[115],"based":[119],"on":[120,144,231],"innovative":[122],"strategy:":[123],"logic":[124],"minimization":[125,141],"combinational":[128],"component":[129],"machine":[134],"applied":[136],"before":[137],"encoding.":[139],"performed":[143],"symbolic":[146,157,192],"(code":[147],"independent)":[148],"description":[149],"machine.":[154],"The":[155,219],"minimal":[156,191,203],"representation":[158],"defines":[159],"constraints":[161],"new":[164],"problem,":[166],"whose":[167],"solutions":[168],"are":[169],"assignments":[172],"that":[173,242],"allow":[174],"PLA":[179],"with":[180],"at":[181],"most":[182],"many":[184],"product-terms":[185],"cardinality":[188],"representation.":[193],"In":[194],"this":[195],"class,":[196],"one":[201],"length":[204],"satisfying":[205],"these":[206],"constraints.":[207],"A":[208],"heuristic":[209],"constructs":[211],"solution":[213],"constrained":[216],"problem.":[218],"has":[221],"coded":[223],"computer":[226],"program,":[227],"KISS,":[228],"tested":[230],"several":[232],"examples":[233],"machines.":[237,253],"Experimental":[238],"results":[239],"shown":[241],"method":[244],"effective":[247],"designing":[250]},"counts_by_year":[{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":9},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}