{"id":"https://openalex.org/W2012694313","doi":"https://doi.org/10.1109/tcad.1985.1270120","title":"A Hardware Architecture for Switch-Level Simulation","display_name":"A Hardware Architecture for Switch-Level Simulation","publication_year":1985,"publication_date":"1985-07-01","ids":{"openalex":"https://openalex.org/W2012694313","doi":"https://doi.org/10.1109/tcad.1985.1270120","mag":"2012694313"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1985.1270120","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1985.1270120","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084342236","display_name":"William J. Dally","orcid":"https://orcid.org/0000-0003-4632-2876"},"institutions":[{"id":"https://openalex.org/I122411786","display_name":"California Institute of Technology","ror":"https://ror.org/05dxps055","country_code":"US","type":"education","lineage":["https://openalex.org/I122411786"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W.J. Dally","raw_affiliation_strings":["California Institute of Technology, Pasadena, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"California Institute of Technology, Pasadena, CA, USA","institution_ids":["https://openalex.org/I122411786"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054408811","display_name":"Randal E. Bryant","orcid":"https://orcid.org/0000-0001-5024-6613"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.E. Bryant","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":4.4917,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.95353982,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"4","issue":"3","first_page":"239","last_page":"250"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.795840859413147},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7393592000007629},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6306631565093994},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5924469232559204},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5368220806121826},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.47146016359329224},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.379327654838562},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3143349587917328},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12373664975166321},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11241039633750916}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.795840859413147},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7393592000007629},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6306631565093994},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5924469232559204},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5368220806121826},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.47146016359329224},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.379327654838562},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3143349587917328},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12373664975166321},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11241039633750916}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.1985.1270120","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1985.1270120","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:authors.library.caltech.edu:79368","is_oa":false,"landing_page_url":"https://resolver.caltech.edu/CaltechAUTHORS:20170725-174955797","pdf_url":null,"source":{"id":"https://openalex.org/S4306402161","display_name":"CaltechAUTHORS (California Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122411786","host_organization_name":"California Institute of Technology","host_organization_lineage":["https://openalex.org/I122411786"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7699999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1546202437","https://openalex.org/W1655990431","https://openalex.org/W1677925042","https://openalex.org/W1887169337","https://openalex.org/W1988286948","https://openalex.org/W2050831047","https://openalex.org/W2059454390","https://openalex.org/W2070617947","https://openalex.org/W2106918565","https://openalex.org/W2119759405","https://openalex.org/W2136724057","https://openalex.org/W2137048602","https://openalex.org/W2142098074","https://openalex.org/W2144977947","https://openalex.org/W2146942659","https://openalex.org/W2148752144","https://openalex.org/W4231288534","https://openalex.org/W4235336266","https://openalex.org/W4235586079","https://openalex.org/W4235789417","https://openalex.org/W4236231374","https://openalex.org/W4236247822","https://openalex.org/W4250836684","https://openalex.org/W4252142323","https://openalex.org/W4253013447"],"related_works":["https://openalex.org/W1967627035","https://openalex.org/W1509211761","https://openalex.org/W2391299576","https://openalex.org/W2319467001","https://openalex.org/W1869243490","https://openalex.org/W2133693067","https://openalex.org/W1531488649","https://openalex.org/W3037767301","https://openalex.org/W1585350690","https://openalex.org/W2366027386"],"abstract_inverted_index":{"The":[0],"Mossim":[1],"Simulation":[2],"Engine":[3],"(MSE)":[4],"is":[5],"a":[6,35,43],"hardware":[7],"accelerator":[8],"for":[9],"performing":[10],"switch-level":[11],"simulation":[12],"of":[13,21,38,77,85],"MOS":[14],"VLSI":[15],"circuits":[16,73],"[1],":[17],"[2].":[18],"Functional":[19],"partitioning":[20],"the":[22,31,47,68,75,78,83,91],"MOSSIM":[23,48],"algorithm":[24],"and":[25],"specialized":[26],"circuitry":[27],"are":[28],"used":[29],"by":[30,82],"MSE":[32,52,69],"to":[33,59,70,89],"achieve":[34,60],"performance":[36],"improvement":[37],"/spl":[39],"gt/":[40],"300":[41],"over":[42],"VAX":[44],"11/780":[45],"executing":[46],"II":[49],"program.":[50],"Several":[51],"processors":[53],"can":[54],"be":[55],"connected":[56],"in":[57],"parallel":[58],"additional":[61],"speedup.":[62],"A":[63],"virtual":[64],"processor":[65],"mechanism":[66],"allows":[67],"simulate":[71],"large":[72],"with":[74],"size":[76],"circuit":[79,92],"limited":[80],"only":[81],"amount":[84],"backing":[86],"store":[87],"available":[88],"hold":[90],"description.":[93]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}