{"id":"https://openalex.org/W2012970601","doi":"https://doi.org/10.1109/tcad.1985.1270118","title":"Gate Matrix Layout","display_name":"Gate Matrix Layout","publication_year":1985,"publication_date":"1985-07-01","ids":{"openalex":"https://openalex.org/W2012970601","doi":"https://doi.org/10.1109/tcad.1985.1270118","mag":"2012970601"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1985.1270118","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1985.1270118","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109563803","display_name":"Omar Wing","orcid":null},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Omar Wing","raw_affiliation_strings":["Department of Electrical Engineering, Columbia University, New York, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101884603","display_name":"Shuo Huang","orcid":"https://orcid.org/0000-0002-2396-6567"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shuo Huang","raw_affiliation_strings":["Department of Electrical Engineering, Columbia University, New York, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100649565","display_name":"Rui Wang","orcid":"https://orcid.org/0000-0002-1677-1892"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rui Wang","raw_affiliation_strings":["Department of Electrical Engineering, Columbia University, New York, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5109563803"],"corresponding_institution_ids":["https://openalex.org/I78577930"],"apc_list":null,"apc_paid":null,"fwci":8.6507,"has_fulltext":false,"cited_by_count":89,"citation_normalized_percentile":{"value":0.98079413,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"4","issue":"3","first_page":"220","last_page":"231"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/row","display_name":"Row","score":0.9072055220603943},{"id":"https://openalex.org/keywords/row-and-column-spaces","display_name":"Row and column spaces","score":0.7806105613708496},{"id":"https://openalex.org/keywords/matrix","display_name":"Matrix (chemical analysis)","score":0.6101504564285278},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5202399492263794},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5177537798881531},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.5147411823272705},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4728052020072937},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4715816080570221},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.4230569005012512},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.397346556186676},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37766820192337036},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.35972100496292114},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3489665985107422},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.17939063906669617},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17884019017219543},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16547495126724243}],"concepts":[{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.9072055220603943},{"id":"https://openalex.org/C104140500","wikidata":"https://www.wikidata.org/wiki/Q2088159","display_name":"Row and column spaces","level":3,"score":0.7806105613708496},{"id":"https://openalex.org/C106487976","wikidata":"https://www.wikidata.org/wiki/Q685816","display_name":"Matrix (chemical analysis)","level":2,"score":0.6101504564285278},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5202399492263794},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5177537798881531},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.5147411823272705},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4728052020072937},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4715816080570221},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.4230569005012512},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.397346556186676},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37766820192337036},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.35972100496292114},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3489665985107422},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.17939063906669617},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17884019017219543},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16547495126724243},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1985.1270118","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1985.1270118","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2035632654","https://openalex.org/W2081922338","https://openalex.org/W2089465933","https://openalex.org/W2089651609","https://openalex.org/W2097774291"],"related_works":["https://openalex.org/W2313440505","https://openalex.org/W3123744736","https://openalex.org/W2137691148","https://openalex.org/W1505848319","https://openalex.org/W2905020035","https://openalex.org/W4281399881","https://openalex.org/W3166006430","https://openalex.org/W4281971614","https://openalex.org/W2049180840","https://openalex.org/W3121299875"],"abstract_inverted_index":{"A":[0,98],"graph-theoretic":[1],"description":[2],"of":[3,6,8,14,28,46,48,59,65,76,85,136],"the":[4,12,38,43,49,56,60,63,66,70,74,77,80,86,102,114,124],"problem":[5,23,103],"layout":[7,39,110,135],"CMOS":[9],"circuits":[10],"in":[11,17,142],"style":[13],"gate":[15,50,67,133],"matrix":[16,68,134],"minimum":[18,44],"area":[19],"is":[20,24,104],"presented.":[21],"The":[22,52,132],"formulated":[25],"as":[26],"one":[27],"finding":[29],"two":[30],"assignment":[31],"functions":[32],"f":[33,54],"and":[34,69,117,128],"h":[35,72],"such":[36,82],"that":[37,83],"L(f,":[40],"h)":[41],"requires":[42],"number":[45],"rows":[47,81,95,119],"matrix.":[51],"function":[53,71],"maps":[55,73],"distinct":[57],"gates":[58],"transistors":[61],"to":[62,79,101,113,122],"columns":[64],"nets":[75,92],"circuit":[78,139],"all":[84],"vertical":[87,115],"diffusion":[88],"runs":[89],"which":[90,106],"connect":[91],"on":[93,145],"different":[94],"are":[96,120,130],"realizable.":[97],"two-stage":[99],"approach":[100],"described":[105],"first":[107],"obtains":[108],"a":[109,137,146],"without":[111],"regard":[112],"constraints":[116],"then":[118],"permuted":[121],"satisfy":[123],"constraints.":[125],"Detailed":[126],"algorithms":[127],"examples":[129],"given.":[131],"118-transistor":[138],"was":[140],"obtained":[141],"9":[143],"s":[144],"mainframe":[147],"computer.":[148]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}