{"id":"https://openalex.org/W1968345431","doi":"https://doi.org/10.1109/tcad.1985.1270115","title":"Two-Dimensional Routing for the Silc Silicon Compiler","display_name":"Two-Dimensional Routing for the Silc Silicon Compiler","publication_year":1985,"publication_date":"1985-07-01","ids":{"openalex":"https://openalex.org/W1968345431","doi":"https://doi.org/10.1109/tcad.1985.1270115","mag":"1968345431"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1985.1270115","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1985.1270115","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075578327","display_name":"Maciej Ciesielski","orcid":"https://orcid.org/0000-0002-3924-3638"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"M.J. Ciesielski","raw_affiliation_strings":["GTE Laboratories, Inc., Waltham, MA, USA","GTE Laboratories Inc., Waltham, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"GTE Laboratories, Inc., Waltham, MA, USA","institution_ids":[]},{"raw_affiliation_string":"GTE Laboratories Inc., Waltham, MA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5075578327"],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":1.0106,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.72739372,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":"3","first_page":"198","last_page":"203"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7220093011856079},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6968021392822266},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6861679553985596},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.5255367159843445},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4969070255756378},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4692879617214203},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.4539076089859009},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.4352084696292877},{"id":"https://openalex.org/keywords/equal-cost-multi-path-routing","display_name":"Equal-cost multi-path routing","score":0.4348280429840088},{"id":"https://openalex.org/keywords/dimension","display_name":"Dimension (graph theory)","score":0.4214934706687927},{"id":"https://openalex.org/keywords/routing-table","display_name":"Routing table","score":0.4199025332927704},{"id":"https://openalex.org/keywords/linear-programming","display_name":"Linear programming","score":0.418410986661911},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4060247540473938},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3993801176548004},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3520301580429077},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.21945491433143616},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17118793725967407},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1519111692905426},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14923885464668274},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.13624602556228638},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1275869905948639},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10094577074050903}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7220093011856079},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6968021392822266},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6861679553985596},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.5255367159843445},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4969070255756378},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4692879617214203},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.4539076089859009},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.4352084696292877},{"id":"https://openalex.org/C115443555","wikidata":"https://www.wikidata.org/wiki/Q5367790","display_name":"Equal-cost multi-path routing","level":5,"score":0.4348280429840088},{"id":"https://openalex.org/C33676613","wikidata":"https://www.wikidata.org/wiki/Q13415176","display_name":"Dimension (graph theory)","level":2,"score":0.4214934706687927},{"id":"https://openalex.org/C184896649","wikidata":"https://www.wikidata.org/wiki/Q290066","display_name":"Routing table","level":4,"score":0.4199025332927704},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.418410986661911},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4060247540473938},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3993801176548004},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3520301580429077},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.21945491433143616},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17118793725967407},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1519111692905426},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14923885464668274},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.13624602556228638},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1275869905948639},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10094577074050903},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1985.1270115","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1985.1270115","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2043790108","https://openalex.org/W2114134426","https://openalex.org/W2156894251","https://openalex.org/W4234344231","https://openalex.org/W4240791035","https://openalex.org/W4244670741"],"related_works":["https://openalex.org/W2349715051","https://openalex.org/W2386369498","https://openalex.org/W4385819622","https://openalex.org/W2347665962","https://openalex.org/W2156550631","https://openalex.org/W2132668926","https://openalex.org/W2351097701","https://openalex.org/W2317653264","https://openalex.org/W2162880363","https://openalex.org/W2042759115"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,8,12,59,105,126],"new":[4],"method":[5,20,50,140,154],"for":[6,11,24,39,57],"generating":[7,58],"two-dimensional":[9],"routing":[10,67,95,108,133],"class":[13],"of":[14,42,46,62,81,99,115,122,128,147],"custom":[15,43],"integrated":[16],"circuits":[17],"(IC's).":[18],"The":[19,49,69,135,145],"has":[21,141],"been":[22],"designed":[23],"Silc,":[25],"an":[26,54],"experimental":[27],"silicon":[28],"compiler":[29],"currently":[30],"under":[31],"development":[32],"at":[33,104],"GTE":[34],"Laboratories,":[35],"and":[36,84,118],"is":[37,51,102,109],"suitable":[38],"the":[40,74,79,82,89,93,100,113,116,119,123,148,161],"design":[41],"IC's":[44],"composed":[45],"functional":[47],"blocks.":[48],"based":[52],"on":[53],"analytical":[55],"model":[56],"one-dimensional":[60],"distribution":[61],"interconnections":[63],"in":[64],"irregularly":[65],"shaped":[66],"channels.":[68],"described":[70],"procedure":[71],"first":[72],"determines":[73],"channel":[75],"shapes":[76],"that":[77,137],"minimize":[78],"size":[80],"layout":[83,101,124],"then":[85],"allocates":[86],"nets":[87],"inside":[88],"channels":[90],"while":[91],"maintaining":[92],"required":[94],"topology.":[96],"One":[97],"dimension":[98],"optimized":[103],"time.":[106],"Two-dimensional":[107],"obtained":[110,151,164],"by":[111,158],"coupling":[112],"minimization":[114],"vertical":[117],"horizontal":[120],"dimensions":[121],"with":[125,152,160],"set":[127],"additional":[129],"constraints":[130],"to":[131],"ensure":[132],"feasibility.":[134],"algorithm":[136],"implements":[138],"this":[139,153],"polynomial":[142],"time":[143],"complexity.":[144],"quality":[146],"suboptimal":[149],"results":[150],"can":[155],"be":[156],"evaluated":[157],"comparison":[159],"lower":[162],"bounds":[163],"from":[165],"independent,":[166],"unconstrained":[167],"linear":[168],"programming":[169],"solutions.":[170]},"counts_by_year":[],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}