{"id":"https://openalex.org/W2080590798","doi":"https://doi.org/10.1109/tcad.1985.1270104","title":"Hierarchical VLSI Routing--An Approximate Routing Procedure","display_name":"Hierarchical VLSI Routing--An Approximate Routing Procedure","publication_year":1985,"publication_date":"1985-04-01","ids":{"openalex":"https://openalex.org/W2080590798","doi":"https://doi.org/10.1109/tcad.1985.1270104","mag":"2080590798"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1985.1270104","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1985.1270104","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108620595","display_name":"A. M. Patel","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A.M. Patel","raw_affiliation_strings":["Sperry Univac, Blue Bell, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sperry Univac, Blue Bell, PA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045519805","display_name":"N.L. Soong","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"N.L. Soong","raw_affiliation_strings":["Sperry Univac, Blue Bell, PA, USA","[Sperry Univac, Blue Bell, PA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sperry Univac, Blue Bell, PA, USA","institution_ids":[]},{"raw_affiliation_string":"[Sperry Univac, Blue Bell, PA, USA]","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015352323","display_name":"Robert K. Korn","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R.K. Korn","raw_affiliation_strings":["Sperry Univac, Blue Bell, PA, USA","[Sperry Univac, Blue Bell, PA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sperry Univac, Blue Bell, PA, USA","institution_ids":[]},{"raw_affiliation_string":"[Sperry Univac, Blue Bell, PA, USA]","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":2.0212,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.86008712,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"4","issue":"2","first_page":"121","last_page":"126"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7803114652633667},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7072268128395081},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6232873201370239},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.5953319668769836},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5288817882537842},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5011255741119385},{"id":"https://openalex.org/keywords/hierarchical-routing","display_name":"Hierarchical routing","score":0.48164883255958557},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4723842144012451},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4215262532234192},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4129820764064789},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3967694044113159},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3697112202644348},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3548949658870697},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28059715032577515},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.27422550320625305},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.2595658302307129},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12294340133666992},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11136004328727722},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.10496535897254944}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7803114652633667},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7072268128395081},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6232873201370239},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.5953319668769836},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5288817882537842},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5011255741119385},{"id":"https://openalex.org/C177818476","wikidata":"https://www.wikidata.org/wiki/Q12878103","display_name":"Hierarchical routing","level":5,"score":0.48164883255958557},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4723842144012451},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4215262532234192},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4129820764064789},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3967694044113159},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3697112202644348},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3548949658870697},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28059715032577515},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.27422550320625305},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.2595658302307129},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12294340133666992},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11136004328727722},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.10496535897254944},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1985.1270104","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1985.1270104","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W115590081","https://openalex.org/W2037020301","https://openalex.org/W2107632433","https://openalex.org/W2160080869","https://openalex.org/W2163929525","https://openalex.org/W2167077123","https://openalex.org/W2293339222","https://openalex.org/W4241993998","https://openalex.org/W4242836539","https://openalex.org/W4249762274","https://openalex.org/W4251316929"],"related_works":["https://openalex.org/W2158511068","https://openalex.org/W2156550631","https://openalex.org/W2155675690","https://openalex.org/W2185927297","https://openalex.org/W1563562883","https://openalex.org/W2036121598","https://openalex.org/W2030852227","https://openalex.org/W2111591643","https://openalex.org/W2391887037","https://openalex.org/W2163932442"],"abstract_inverted_index":{"This":[0,34],"paper":[1],"describes":[2],"an":[3],"approximate":[4],"routing":[5],"procedure.":[6],"The":[7],"procedure":[8,35],"is":[9,32],"quite":[10],"general":[11],"and":[12,21],"could":[13],"be":[14],"applied":[15],"to":[16],"both":[17],"printed":[18],"circuit":[19,23],"boards":[20],"integrated":[22],"chip":[24,44],"wiring":[25,30],"procedures":[26],"where":[27],"a":[28],"hierarchical":[29],"scheme":[31],"utilized.":[33],"has":[36],"been":[37],"incorporated":[38],"in":[39],"sperry's":[40],"automatic":[41],"gate":[42],"array":[43],"layout":[45],"system.":[46]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}