{"id":"https://openalex.org/W1980746862","doi":"https://doi.org/10.1109/tcad.1985.1270101","title":"A Procedure for Placement of Standard-Cell VLSI Circuits","display_name":"A Procedure for Placement of Standard-Cell VLSI Circuits","publication_year":1985,"publication_date":"1985-01-01","ids":{"openalex":"https://openalex.org/W1980746862","doi":"https://doi.org/10.1109/tcad.1985.1270101","mag":"1980746862"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1985.1270101","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1985.1270101","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109107035","display_name":"A.E. Dunlop","orcid":null},"institutions":[{"id":"https://openalex.org/I1283103587","display_name":"AT&T (United States)","ror":"https://ror.org/02bbd5539","country_code":"US","type":"company","lineage":["https://openalex.org/I1283103587"]},{"id":"https://openalex.org/I72090969","display_name":"Nokia (United States)","ror":"https://ror.org/038km2573","country_code":"US","type":"company","lineage":["https://openalex.org/I2738502077","https://openalex.org/I72090969"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A.E. Dunlop","raw_affiliation_strings":["AT and T Bell Laboratories, Inc., Murray Hill, NJ, USA","AT&T Bell Laboratories,, Murray Hill, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AT and T Bell Laboratories, Inc., Murray Hill, NJ, USA","institution_ids":["https://openalex.org/I1283103587"]},{"raw_affiliation_string":"AT&T Bell Laboratories,, Murray Hill, NJ, USA","institution_ids":["https://openalex.org/I72090969"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034540227","display_name":"Brian W. Kernighan","orcid":"https://orcid.org/0000-0003-0741-9085"},"institutions":[{"id":"https://openalex.org/I1283103587","display_name":"AT&T (United States)","ror":"https://ror.org/02bbd5539","country_code":"US","type":"company","lineage":["https://openalex.org/I1283103587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B.W. Kernighan","raw_affiliation_strings":["AT and T Bell Laboratories, Inc., Murray Hill, NJ, USA","[AT and T Bell Laboratories, Inc., Murray Hill, NJ, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AT and T Bell Laboratories, Inc., Murray Hill, NJ, USA","institution_ids":["https://openalex.org/I1283103587"]},{"raw_affiliation_string":"[AT and T Bell Laboratories, Inc., Murray Hill, NJ, USA]","institution_ids":["https://openalex.org/I1283103587"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":14.654,"has_fulltext":false,"cited_by_count":507,"citation_normalized_percentile":{"value":0.9946358,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":"4","issue":"1","first_page":"92","last_page":"98"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7660905122756958},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7622364163398743},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.7422186732292175},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6418666243553162},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5926617383956909},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4323922395706177},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42947378754615784},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34134212136268616},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31270748376846313},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2830653786659241},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23069223761558533},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20676887035369873},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.13894885778427124},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.13230463862419128},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06038990616798401}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7660905122756958},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7622364163398743},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.7422186732292175},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6418666243553162},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5926617383956909},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4323922395706177},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42947378754615784},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34134212136268616},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31270748376846313},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2830653786659241},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23069223761558533},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20676887035369873},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.13894885778427124},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.13230463862419128},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06038990616798401},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1985.1270101","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1985.1270101","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1181466165","https://openalex.org/W2012522851","https://openalex.org/W2024060531","https://openalex.org/W2066495677","https://openalex.org/W2078645368","https://openalex.org/W2083445160","https://openalex.org/W2084528420","https://openalex.org/W2095117703","https://openalex.org/W2120542406","https://openalex.org/W2135463389","https://openalex.org/W2161455936","https://openalex.org/W4236269389","https://openalex.org/W4236392153","https://openalex.org/W4240791035","https://openalex.org/W4403115453","https://openalex.org/W6669999864","https://openalex.org/W6671475212","https://openalex.org/W6679847806"],"related_works":["https://openalex.org/W2730314563","https://openalex.org/W2120538654","https://openalex.org/W2058541779","https://openalex.org/W2971786152","https://openalex.org/W1632369502","https://openalex.org/W2288945810","https://openalex.org/W1980639873","https://openalex.org/W2089754124","https://openalex.org/W2103645363","https://openalex.org/W2072989701"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,43],"method":[4,23],"of":[5,18,32,54,65,77],"automatic":[6],"placement":[7,57],"for":[8,45,48],"standard":[9],"cells":[10],"(polycells)":[11],"that":[12,34],"yields":[13],"areas":[14],"within":[15],"10-20":[16],"percent":[17],"careful":[19],"hand":[20],"placements.":[21],"The":[22,56],"is":[24,59],"based":[25],"on":[26],"graph":[27],"partitioning":[28],"to":[29,36,39],"identify":[30],"groups":[31],"modules":[33],"ought":[35],"be":[37],"close":[38],"each":[40,52],"other,":[41],"and":[42,85],"technique":[44],"properly":[46],"accounting":[47],"external":[49],"connections":[50],"at":[51],"level":[53],"partitioning.":[55],"procedure":[58],"in":[60,74,82],"production":[61],"use":[62],"as":[63],"part":[64],"an":[66],"automated":[67],"design":[68,76],"system;":[69],"it":[70],"has":[71],"been":[72],"used":[73],"the":[75],"more":[78],"than":[79],"40":[80],"chips,":[81],"CMOS,":[83],"NMOS,":[84],"bipolar":[86],"technologies.":[87]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":8},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":8},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":4}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}