{"id":"https://openalex.org/W2003302587","doi":"https://doi.org/10.1109/tcad.1985.1270096","title":"Dogleg Channel Routing is NP-Complete","display_name":"Dogleg Channel Routing is NP-Complete","publication_year":1985,"publication_date":"1985-01-01","ids":{"openalex":"https://openalex.org/W2003302587","doi":"https://doi.org/10.1109/tcad.1985.1270096","mag":"2003302587"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1985.1270096","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1985.1270096","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028962222","display_name":"Thomas G. Szymanski","orcid":null},"institutions":[{"id":"https://openalex.org/I1283103587","display_name":"AT&T (United States)","ror":"https://ror.org/02bbd5539","country_code":"US","type":"company","lineage":["https://openalex.org/I1283103587"]},{"id":"https://openalex.org/I72090969","display_name":"Nokia (United States)","ror":"https://ror.org/038km2573","country_code":"US","type":"company","lineage":["https://openalex.org/I2738502077","https://openalex.org/I72090969"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"T.G. Szymanski","raw_affiliation_strings":["AT and T Bell Laboratories, Inc., Murray Hill, NJ, USA","AT&T Bell Laboratories, Murray, NJ, USA"],"affiliations":[{"raw_affiliation_string":"AT and T Bell Laboratories, Inc., Murray Hill, NJ, USA","institution_ids":["https://openalex.org/I1283103587"]},{"raw_affiliation_string":"AT&T Bell Laboratories, Murray, NJ, USA","institution_ids":["https://openalex.org/I72090969"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5028962222"],"corresponding_institution_ids":["https://openalex.org/I1283103587","https://openalex.org/I72090969"],"apc_list":null,"apc_paid":null,"fwci":10.8134,"has_fulltext":false,"cited_by_count":197,"citation_normalized_percentile":{"value":0.98716012,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"4","issue":"1","first_page":"31","last_page":"41"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.757748007774353},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.7284026145935059},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.6635456681251526},{"id":"https://openalex.org/keywords/row","display_name":"Row","score":0.5586564540863037},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5240590572357178},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.4255823791027069},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36030614376068115},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3086051940917969},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14674979448318481}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.757748007774353},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.7284026145935059},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.6635456681251526},{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.5586564540863037},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5240590572357178},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4255823791027069},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36030614376068115},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3086051940917969},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14674979448318481},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1985.1270096","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1985.1270096","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1523409994","https://openalex.org/W1539256413","https://openalex.org/W1565475869","https://openalex.org/W1602918477","https://openalex.org/W1603796055","https://openalex.org/W1965663795","https://openalex.org/W2002287194","https://openalex.org/W2025731635","https://openalex.org/W2097774291","https://openalex.org/W2120542406","https://openalex.org/W2150688419","https://openalex.org/W4232328109"],"related_works":["https://openalex.org/W4281971614","https://openalex.org/W2390933768","https://openalex.org/W2982353255","https://openalex.org/W108640429","https://openalex.org/W3175260668","https://openalex.org/W3122721839","https://openalex.org/W2132957413","https://openalex.org/W1534342405","https://openalex.org/W1942639722","https://openalex.org/W2006096198"],"abstract_inverted_index":{"Interconnecting":[0],"two":[1,28],"rows":[2],"of":[3,16,31],"points":[4],"across":[5],"an":[6,10,69],"intervening":[7],"channel":[8],"is":[9,71,80],"important":[11],"problem":[12,79],"in":[13],"the":[14,61],"design":[15],"LSI":[17],"circuits.":[18],"The":[19],"most":[20],"common":[21],"methodology":[22],"for":[23,46,60],"producing":[24],"such":[25,68],"interconnections":[26],"uses":[27],"orthogonal":[29],"layers":[30],"parallel":[32],"conductors":[33],"and":[34],"allows":[35],"wires":[36],"to":[37,73],"\"dogleg\"":[38],"arbitrarily.":[39],"Although":[40],"effective":[41],"heuristic":[42],"procedures":[43],"are":[44],"available":[45],"routing":[47],"channels":[48],"with":[49],"this":[50,78],"methodology,":[51],"no":[52],"efficient":[53],"optimal":[54],"algorithm":[55,70],"has":[56],"yet":[57],"been":[58],"discovered":[59],"general":[62],"case":[63],"problem.":[64],"We":[65],"show":[66],"that":[67,77],"unlikely":[72],"exist":[74],"by":[75],"establishing":[76],"NP-complete.":[81]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}