{"id":"https://openalex.org/W2035098842","doi":"https://doi.org/10.1109/tcad.1985.1270094","title":"CHAMP: Chip Floor Plan for Hierarchical VLSI Layout Design","display_name":"CHAMP: Chip Floor Plan for Hierarchical VLSI Layout Design","publication_year":1985,"publication_date":"1985-01-01","ids":{"openalex":"https://openalex.org/W2035098842","doi":"https://doi.org/10.1109/tcad.1985.1270094","mag":"2035098842"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1985.1270094","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1985.1270094","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082225240","display_name":"K. Ueda","orcid":"https://orcid.org/0000-0002-9491-7017"},"institutions":[{"id":"https://openalex.org/I4210105847","display_name":"NTT Basic Research Laboratories","ror":"https://ror.org/01m2pas06","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210105847"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Ueda","raw_affiliation_strings":["NTT Atsugi Electrical Communication Laboratories, Atsugi, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NTT Atsugi Electrical Communication Laboratories, Atsugi, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210105847"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044523761","display_name":"H. Kitazawa","orcid":"https://orcid.org/0000-0003-1470-3658"},"institutions":[{"id":"https://openalex.org/I4210105847","display_name":"NTT Basic Research Laboratories","ror":"https://ror.org/01m2pas06","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210105847"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Kitazawa","raw_affiliation_strings":["NTT Atsugi Electrical Communication Laboratories, Atsugi, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NTT Atsugi Electrical Communication Laboratories, Atsugi, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210105847"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023259211","display_name":"Ikuo Harada","orcid":null},"institutions":[{"id":"https://openalex.org/I4210105847","display_name":"NTT Basic Research Laboratories","ror":"https://ror.org/01m2pas06","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210105847"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"I. Harada","raw_affiliation_strings":["NTT Atsugi Electrical Communication Laboratories, Atsugi, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NTT Atsugi Electrical Communication Laboratories, Atsugi, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210105847"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210105847"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":8.5903,"has_fulltext":false,"cited_by_count":77,"citation_normalized_percentile":{"value":0.98148746,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"4","issue":"1","first_page":"12","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12176","display_name":"Optimization and Packing Problems","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10996","display_name":"Computational Geometry and Mesh Generation","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/1704","display_name":"Computer Graphics and Computer-Aided Design"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.9032168984413147},{"id":"https://openalex.org/keywords/floor-plan","display_name":"Floor plan","score":0.8609403371810913},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.8051395416259766},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.7601046562194824},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6553004384040833},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5897954702377319},{"id":"https://openalex.org/keywords/plan","display_name":"Plan (archaeology)","score":0.5312495231628418},{"id":"https://openalex.org/keywords/boundary","display_name":"Boundary (topology)","score":0.4359413981437683},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4254905581474304},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39825400710105896},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.367657333612442},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34957456588745117},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3482690751552582},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3193543553352356},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.26329073309898376},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22649997472763062},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0987505316734314},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06955167651176453}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.9032168984413147},{"id":"https://openalex.org/C61056293","wikidata":"https://www.wikidata.org/wiki/Q18965","display_name":"Floor plan","level":2,"score":0.8609403371810913},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.8051395416259766},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.7601046562194824},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6553004384040833},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5897954702377319},{"id":"https://openalex.org/C2776505523","wikidata":"https://www.wikidata.org/wiki/Q4785468","display_name":"Plan (archaeology)","level":2,"score":0.5312495231628418},{"id":"https://openalex.org/C62354387","wikidata":"https://www.wikidata.org/wiki/Q875399","display_name":"Boundary (topology)","level":2,"score":0.4359413981437683},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4254905581474304},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39825400710105896},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.367657333612442},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34957456588745117},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3482690751552582},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3193543553352356},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.26329073309898376},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22649997472763062},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0987505316734314},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06955167651176453},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1985.1270094","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1985.1270094","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7599999904632568,"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W115590081","https://openalex.org/W273659587","https://openalex.org/W1986679986","https://openalex.org/W1999927781","https://openalex.org/W2007535741","https://openalex.org/W2015823426","https://openalex.org/W2049392241","https://openalex.org/W2059235033","https://openalex.org/W2070579216","https://openalex.org/W2092020648","https://openalex.org/W2093028186","https://openalex.org/W2098218272","https://openalex.org/W2110514755","https://openalex.org/W2123360000","https://openalex.org/W2145128367","https://openalex.org/W2158318470","https://openalex.org/W4231652552","https://openalex.org/W4232541190","https://openalex.org/W4233445286","https://openalex.org/W4234660537","https://openalex.org/W4240109073","https://openalex.org/W4240309467","https://openalex.org/W4242268575","https://openalex.org/W4244670741","https://openalex.org/W4246290318","https://openalex.org/W4251211316"],"related_works":["https://openalex.org/W2518281611","https://openalex.org/W2035098842","https://openalex.org/W2134640991","https://openalex.org/W2182510768","https://openalex.org/W3027318491","https://openalex.org/W2476823535","https://openalex.org/W101478184","https://openalex.org/W1986774039","https://openalex.org/W2098218272","https://openalex.org/W2093028186"],"abstract_inverted_index":{"In":[0,16],"a":[1,12,19,95],"hierarchical":[2],"VLSI":[3,21,103],"layout":[4,8],"design,":[5],"the":[6,47,90,109,125,131],"block-level":[7],"design":[9,126],"is":[10,35,52,68,85,106,111,121],"called":[11],"\"chip":[13],"floor":[14,23,133],"plan.\"":[15],"this":[17],"paper,":[18],"semi-automatic":[20],"chip":[22,61,65,132],"plan":[24],"algorithm":[25],"and":[26,40,46,57,120],"its":[27],"implementation":[28],"are":[29],"presented.":[30],"The":[31,64],"initial":[32],"block":[33,49,73],"placement":[34],"obtained":[36,78],"by":[37,54,70],"an":[38],"attractive":[39],"repulsive":[41],"force":[42],"method":[43,110],"(AR":[44],"method),":[45],"subsequent":[48],"packing":[50],"process":[51],"performed":[53,69],"gradually":[55],"moving":[56],"reshaping":[58],"blocks":[59,119],"with":[60],"boundary":[62],"shrinking.":[63],"area":[66,74],"estimation":[67],"using":[71,94],"individual":[72],"calculations":[75],"from":[76],"empirically":[77],"equations.":[79],"A":[80],"set":[81],"of":[82,118],"interactive":[83],"commands":[84],"also":[86],"provided":[87],"to":[88,123,129],"facilitate":[89],"manual":[91],"optimization":[92],"processes":[93],"color":[96],"graphic":[97],"terminal.":[98],"By":[99],"processing":[100],"several":[101],"practical":[102],"circuits,":[104],"it":[105],"shown":[107],"that":[108],"very":[112],"effective":[113],"for":[114],"handling":[115],"various":[116],"kinds":[117],"able":[122],"reduce":[124],"effort":[127],"required":[128],"achieve":[130],"plan.":[134]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}