{"id":"https://openalex.org/W2013586050","doi":"https://doi.org/10.1109/tcad.1983.1270045","title":"Automatic Variable-Width Routing for VLSI","display_name":"Automatic Variable-Width Routing for VLSI","publication_year":1983,"publication_date":"1983-10-01","ids":{"openalex":"https://openalex.org/W2013586050","doi":"https://doi.org/10.1109/tcad.1983.1270045","mag":"2013586050"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1983.1270045","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1983.1270045","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011906684","display_name":"H.-J. Rothermel","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"H.-J. Rothermel","raw_affiliation_strings":["Institut f\u00fcr Theoretische Elektrotechnik und Messtechnik, University of Karlsruhe, Karlsruhe, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut f\u00fcr Theoretische Elektrotechnik und Messtechnik, University of Karlsruhe, Karlsruhe, Germany","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021721158","display_name":"D.A. Mlynski","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D.A. Mlynski","raw_affiliation_strings":["Institut f\u00fcr Theoretische Elektrotechnik und Messtechnik, University of Karlsruhe, Karlsruhe, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut f\u00fcr Theoretische Elektrotechnik und Messtechnik, University of Karlsruhe, Karlsruhe, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.2936,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.86038606,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"2","issue":"4","first_page":"271","last_page":"284"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7638044357299805},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7021344900131226},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6080098152160645},{"id":"https://openalex.org/keywords/variable","display_name":"Variable (mathematics)","score":0.5820672512054443},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.44753339886665344},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2156136929988861},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08026301860809326}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7638044357299805},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7021344900131226},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6080098152160645},{"id":"https://openalex.org/C182365436","wikidata":"https://www.wikidata.org/wiki/Q50701","display_name":"Variable (mathematics)","level":2,"score":0.5820672512054443},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.44753339886665344},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2156136929988861},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08026301860809326},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1983.1270045","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1983.1270045","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W2045813182","https://openalex.org/W2079296661","https://openalex.org/W2121535159","https://openalex.org/W2137152947","https://openalex.org/W2141984086","https://openalex.org/W2144344334","https://openalex.org/W2147496898","https://openalex.org/W2153580689","https://openalex.org/W2159135803","https://openalex.org/W2163929525","https://openalex.org/W2165986648","https://openalex.org/W2168200664","https://openalex.org/W2295732415","https://openalex.org/W3138807513","https://openalex.org/W4230749111","https://openalex.org/W4233550766","https://openalex.org/W4236317272","https://openalex.org/W4237707612","https://openalex.org/W4246739383","https://openalex.org/W6683466714","https://openalex.org/W6792319920"],"related_works":["https://openalex.org/W2130894119","https://openalex.org/W2169528473","https://openalex.org/W2152846887","https://openalex.org/W1496233375","https://openalex.org/W2017927472","https://openalex.org/W1909004257","https://openalex.org/W1835898780","https://openalex.org/W1830276922","https://openalex.org/W1823682487","https://openalex.org/W1680406625","https://openalex.org/W1602142858","https://openalex.org/W1598586693","https://openalex.org/W1595939554","https://openalex.org/W1578794260","https://openalex.org/W1567191639","https://openalex.org/W1547557438","https://openalex.org/W1534146204","https://openalex.org/W1522176661","https://openalex.org/W1504319242","https://openalex.org/W1499646830"],"abstract_inverted_index":{"Some":[0],"of":[1,6,16,52,83,110,119,128],"the":[2,50,108],"essentials":[3],"for":[4],"layout":[5,95,117],"complex":[7],"VLSI":[8],"circuits":[9],"are":[10],"hierarchical":[11],"design":[12,43],"based":[13],"on":[14,75,89],"macrocells":[15],"arbitrary":[17],"size":[18],"and":[19,32,80,94],"shape,":[20],"power":[21,69],"nets":[22,28,85],"with":[23,29,55,72,86,97,142],"local":[24],"varying":[25],"width,":[26],"signal":[27,84],"individual":[30],"width":[31,74,88],"very":[33],"compacted":[34],"layouts":[35,139],"which":[36],"still":[37],"have":[38,104,121],"to":[39,49,114],"guarantee":[40],"all":[41],"geometrical":[42],"rules.":[44],"This":[45,66],"paper":[46,112],"is":[47,64,113,133],"devoted":[48],"problem":[51],"automatic":[53,101,138],"routing":[54,71,82,102],"real":[56],"geometries.":[57],"VWROUT,":[58],"a":[59,76],"Variable":[60],"Width":[61],"Routing":[62],"System":[63],"presented.":[65],"includes":[67],"planar":[68],"net":[70],"variable":[73,87],"single":[77],"layer,":[78],"loose":[79],"final":[81],"two":[90],"layers":[91],"(H-V":[92],"routing),":[93],"compaction":[96],"design-rule":[98],"verification.":[99],"Though":[100],"systems":[103],"been":[105],"developed":[106],"successfully,":[107],"intention":[109],"this":[111],"demonstrate":[115],"that":[116,137],"programs":[118],"today":[120],"not":[122],"yet":[123],"become":[124],"perfect.":[125],"A":[126],"lot":[127],"effort":[129],"in":[130,135],"software":[131],"development":[132],"necessary":[134],"order":[136],"can":[140],"compared":[141],"manual":[143],"designs.":[144]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}