{"id":"https://openalex.org/W2152006906","doi":"https://doi.org/10.1109/tcad.1983.1270043","title":"Efficient Single-Layer Routing Along a Line of Points","display_name":"Efficient Single-Layer Routing Along a Line of Points","publication_year":1983,"publication_date":"1983-10-01","ids":{"openalex":"https://openalex.org/W2152006906","doi":"https://doi.org/10.1109/tcad.1983.1270043","mag":"2152006906"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1983.1270043","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1983.1270043","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052106906","display_name":"H.W. Carter","orcid":null},"institutions":[{"id":"https://openalex.org/I55061410","display_name":"U.S. Air Force Institute of Technology","ror":"https://ror.org/03f9f1d95","country_code":"US","type":"education","lineage":["https://openalex.org/I1294991024","https://openalex.org/I1330347796","https://openalex.org/I1330347796","https://openalex.org/I2802362820","https://openalex.org/I4210089612","https://openalex.org/I4210102105","https://openalex.org/I4210102105","https://openalex.org/I55061410"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H.W. Carter","raw_affiliation_strings":["Department of Electrical Engineering, U.S. Air force Institute of Technology, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, U.S. Air force Institute of Technology, OH, USA","institution_ids":["https://openalex.org/I55061410"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111192060","display_name":"M.A. Breuer","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.A. Breuer","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences, University of Southern California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.23636143,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":"4","first_page":"259","last_page":"266"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.693472146987915},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6154541969299316},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.5738418698310852},{"id":"https://openalex.org/keywords/track","display_name":"Track (disk drive)","score":0.5486193895339966},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5389502644538879},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.49883365631103516},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4958527982234955},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.49267441034317017},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.4790293276309967},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.45562270283699036},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.24016425013542175},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.2158755660057068},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.19264522194862366},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17194589972496033},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.16423273086547852},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.14934712648391724},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14178752899169922}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.693472146987915},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6154541969299316},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.5738418698310852},{"id":"https://openalex.org/C89992363","wikidata":"https://www.wikidata.org/wiki/Q5961558","display_name":"Track (disk drive)","level":2,"score":0.5486193895339966},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5389502644538879},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.49883365631103516},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4958527982234955},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49267441034317017},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.4790293276309967},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.45562270283699036},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24016425013542175},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2158755660057068},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19264522194862366},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17194589972496033},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.16423273086547852},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.14934712648391724},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14178752899169922},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1983.1270043","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1983.1270043","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1890767989","https://openalex.org/W2016432840","https://openalex.org/W2097774291","https://openalex.org/W2126234424","https://openalex.org/W2128865241","https://openalex.org/W2153580689","https://openalex.org/W2160728130","https://openalex.org/W2163929525","https://openalex.org/W2169528473","https://openalex.org/W2295732415","https://openalex.org/W4245393203"],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W2789518417","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W2050492524","https://openalex.org/W4254559750","https://openalex.org/W4205718258","https://openalex.org/W1989674257","https://openalex.org/W2059364457","https://openalex.org/W2098218272"],"abstract_inverted_index":{"In":[0],"this":[1,150,176],"paper":[2],"we":[3,178],"present":[4],"several":[5],"new":[6],"procedures":[7,20],"for":[8,46,54,91,149],"carrying":[9],"out":[10],"the":[11,24,35,58,80,99,110,116,119,134,139,143],"track":[12,120,140,169],"assignment":[13],"phase":[14],"involved":[15],"in":[16,42,57,142,170],"channel":[17,144],"routing.":[18],"Our":[19,147],"are":[21,49,128,197],"based":[22],"upon":[23],"concept":[25],"of":[26,37,82,98,101],"an":[27],"access":[28,59],"graph":[29],"which":[30],"provides":[31],"information":[32],"dealing":[33],"with":[34],"availability":[36,121],"routing":[38,84],"space":[39],"between":[40,109],"pins":[41,102],"a":[43,74,86,156,161,167],"layout.":[44],"Paths":[45],"signal":[47],"nets":[48],"then":[50,64,132],"found":[51],"by":[52],"searching":[53],"optimal":[55],"paths":[56,62],"graph.":[60],"These":[61],"can":[63],"be":[65,94,104,164],"easily":[66],"mapped":[67],"back":[68],"into":[69],"routed":[70],"wire":[71,185],"segments":[72],"on":[73,95],"VLSI":[75],"chip.":[76],"We":[77,89,112,131],"consider":[78,113,133,179],"only":[79],"case":[81,137],"single-layer":[83],"within":[85],"single":[87],"channel.":[88],"allow":[90],"wires":[92,127],"to":[93,103,160,163,166,172],"both":[96],"sides":[97],"line":[100],"processed,":[105],"as":[106,108],"well":[107],"pins.":[111],"two":[114],"models,":[115],"first":[117],"where":[118,126,138],"is":[122,145],"infinite,":[123],"or":[124],"equivalently,":[125],"infinitely":[129],"thin.":[130],"more":[135],"realistic":[136],"density":[141],"fixed.":[146],"procedure":[148],"case,":[151,177],"called":[152],"floating-track":[153],"assignment,":[154],"allows":[155],"wire,":[157],"once":[158],"assigned":[159],"track,":[162],"reassigned":[165],"different":[168],"order":[171],"enhance":[173],"routability.":[174],"For":[175],"three":[180],"objective":[181],"functions,":[182],"namely,":[183],"minimal":[184,187,190],"length,":[186],"congestion,":[188],"and":[189,194],"perturbation.":[191],"Both":[192],"theoretical":[193],"experimental":[195],"results":[196],"presented.":[198]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}