{"id":"https://openalex.org/W2089433074","doi":"https://doi.org/10.1109/tcad.1982.1270013","title":"WATPC: A Computer-Aided Design Package for Digital Bipolar Integrated Circuits","display_name":"WATPC: A Computer-Aided Design Package for Digital Bipolar Integrated Circuits","publication_year":1982,"publication_date":"1982-10-01","ids":{"openalex":"https://openalex.org/W2089433074","doi":"https://doi.org/10.1109/tcad.1982.1270013","mag":"2089433074"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1982.1270013","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1982.1270013","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063626019","display_name":"A. Teene","orcid":null},"institutions":[{"id":"https://openalex.org/I4210132870","display_name":"Xerox (United States)","ror":"https://ror.org/03jwzwq24","country_code":"US","type":"company","lineage":["https://openalex.org/I4210132870"]},{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA","US"],"is_corresponding":true,"raw_author_name":"A.R. Teene","raw_affiliation_strings":["Department of Electrical Engineering, University of Waterloo, Waterloo, ONT, Canada","Xerox Corporation, El Segundo, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Xerox Corporation, El Segundo, CA, USA","institution_ids":["https://openalex.org/I4210132870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111829312","display_name":"M.I. Elmasry","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M.I. Elmasry","raw_affiliation_strings":["Department of Electrical Engineering, University of Waterloo, Waterloo, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000591723","display_name":"D.J. Roulston","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"D.J. Roulston","raw_affiliation_strings":["Department of Electrical Engineering, University of Waterloo, Waterloo, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5063626019"],"corresponding_institution_ids":["https://openalex.org/I151746483","https://openalex.org/I4210132870"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.22124552,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":"4","first_page":"213","last_page":"219"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-architecture-simulator","display_name":"Computer architecture simulator","score":0.6876227855682373},{"id":"https://openalex.org/keywords/electronic-circuit-simulation","display_name":"Electronic circuit simulation","score":0.6383001804351807},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5795154571533203},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5730105042457581},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5400996208190918},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.5084096789360046},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5072526335716248},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.47741878032684326},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.4542180001735687},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4538995623588562},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.4510974586009979},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4291536808013916},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.37902703881263733},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.35082462430000305},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2324557900428772},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2261148989200592},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1976436972618103},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14927688241004944}],"concepts":[{"id":"https://openalex.org/C201203610","wikidata":"https://www.wikidata.org/wiki/Q5157524","display_name":"Computer architecture simulator","level":2,"score":0.6876227855682373},{"id":"https://openalex.org/C46205389","wikidata":"https://www.wikidata.org/wiki/Q1270401","display_name":"Electronic circuit simulation","level":3,"score":0.6383001804351807},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5795154571533203},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5730105042457581},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5400996208190918},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.5084096789360046},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5072526335716248},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.47741878032684326},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.4542180001735687},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4538995623588562},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.4510974586009979},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4291536808013916},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.37902703881263733},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.35082462430000305},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2324557900428772},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2261148989200592},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1976436972618103},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14927688241004944},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1982.1270013","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1982.1270013","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2022097534","https://openalex.org/W2026821292","https://openalex.org/W2040005717","https://openalex.org/W2050124483","https://openalex.org/W2121368330","https://openalex.org/W2123213999","https://openalex.org/W2124117388"],"related_works":["https://openalex.org/W2393658466","https://openalex.org/W2383563100","https://openalex.org/W2378655644","https://openalex.org/W2366072341","https://openalex.org/W2362503410","https://openalex.org/W4248234938","https://openalex.org/W2376028644","https://openalex.org/W2744948163","https://openalex.org/W2999044428","https://openalex.org/W1989826251"],"abstract_inverted_index":{"Recent":[0],"advances":[1],"in":[2],"integrated":[3,55],"circuit":[4,12,28,56,71,109,134],"technology":[5],"have":[6],"involved":[7],"process":[8,62,86,128],"development,":[9],"device,":[10],"and":[11,69,97,132],"optimization":[13],"under":[14,30],"scaled":[15],"design":[16,89],"rules.":[17],"It":[18],"is":[19],"advantageous":[20],"to":[21,24,77],"be":[22],"able":[23],"simulate":[25],"the":[26,40,61,65,70,94,113,123,127,133],"overall":[27,108],"performance":[29,110],"different":[31],"conditions.":[32],"A":[33],"simulator":[34,51,63,67,72],"which":[35],"performs":[36],"this":[37],"task":[38],"at":[39],"logic":[41,95,101],"gate":[42],"level":[43],"becomes":[44],"important.":[45],"This":[46],"paper":[47],"describes":[48],"such":[49],"a":[50,91,98],"for":[52,112],"digital":[53],"bipolar":[54],"families:":[57],"WATPAC.":[58],"WATPAC":[59,78,99,104,120],"uses":[60],"SUPREM,":[64],"device":[66,130],"BIPOLE,":[68],"WATAND.":[73],"The":[74,103,117],"input":[75],"parameters":[76],"are":[79],"entered":[80],"interactively.":[81],"These":[82],"consist":[83],"of":[84,93,107,119,126],"fabrication":[85],"parameters,":[87],"layout":[88],"rules,":[90],"specification":[92],"family,":[96],"predefined":[100],"function.":[102],"output":[105,118],"consists":[106],"data":[111],"simulated":[114],"function":[115],"block.":[116],"also":[121],"includes":[122],"intermediate":[124],"outputs":[125],"simulator,":[129,131],"simulator.":[135]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}