{"id":"https://openalex.org/W2051079211","doi":"https://doi.org/10.1109/tcad.1982.1270012","title":"Synthesis of Hardware for the Control of Digital Systems","display_name":"Synthesis of Hardware for the Control of Digital Systems","publication_year":1982,"publication_date":"1982-10-01","ids":{"openalex":"https://openalex.org/W2051079211","doi":"https://doi.org/10.1109/tcad.1982.1270012","mag":"2051079211"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1982.1270012","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1982.1270012","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003243504","display_name":"Andrew W. Nagle","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A.W. Nagle","raw_affiliation_strings":["Bell Laboratories, Inc., Holmdel, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bell Laboratories, Inc., Holmdel, NJ, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047674532","display_name":"Richard J. Cloutier","orcid":null},"institutions":[{"id":"https://openalex.org/I82514191","display_name":"Honeywell (United States)","ror":"https://ror.org/02t71h845","country_code":"US","type":"company","lineage":["https://openalex.org/I82514191"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Cloutier","raw_affiliation_strings":["Honeywell, Inc., Bloomington, MN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Honeywell, Inc., Bloomington, MN, USA","institution_ids":["https://openalex.org/I82514191"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084461397","display_name":"Alice C. Parker","orcid":"https://orcid.org/0000-0001-9756-0183"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A.C. Parker","raw_affiliation_strings":["Electrical Engineering Department-Systems, University of Southern California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department-Systems, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.1904,"has_fulltext":false,"cited_by_count":40,"citation_normalized_percentile":{"value":0.93211488,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":"4","first_page":"201","last_page":"212"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9775999784469604,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9688000082969666,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microcode","display_name":"Microcode","score":0.9667912721633911},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8205865621566772},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.51182621717453},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5062138438224792},{"id":"https://openalex.org/keywords/control","display_name":"Control (management)","score":0.48096171021461487},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47786587476730347},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34611642360687256},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3336864113807678},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1689809262752533}],"concepts":[{"id":"https://openalex.org/C22174128","wikidata":"https://www.wikidata.org/wiki/Q175869","display_name":"Microcode","level":2,"score":0.9667912721633911},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8205865621566772},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.51182621717453},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5062138438224792},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.48096171021461487},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47786587476730347},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34611642360687256},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3336864113807678},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1689809262752533}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1982.1270012","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1982.1270012","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W15961474","https://openalex.org/W1509834282","https://openalex.org/W1522033748","https://openalex.org/W1525508499","https://openalex.org/W1566687055","https://openalex.org/W1572071383","https://openalex.org/W1771462325","https://openalex.org/W1789713128","https://openalex.org/W1872479849","https://openalex.org/W1874054088","https://openalex.org/W1965615245","https://openalex.org/W1969957162","https://openalex.org/W1992700801","https://openalex.org/W1993079176","https://openalex.org/W2003446039","https://openalex.org/W2021262618","https://openalex.org/W2022102618","https://openalex.org/W2022367515","https://openalex.org/W2028749987","https://openalex.org/W2031480854","https://openalex.org/W2049057643","https://openalex.org/W2070380783","https://openalex.org/W2072265044","https://openalex.org/W2087917629","https://openalex.org/W2101011466","https://openalex.org/W2109351229","https://openalex.org/W2110357276","https://openalex.org/W2136291591","https://openalex.org/W2146343280","https://openalex.org/W2146782449","https://openalex.org/W2167816465","https://openalex.org/W2295288655","https://openalex.org/W2536229344","https://openalex.org/W2538946170","https://openalex.org/W3139004216","https://openalex.org/W4231990911","https://openalex.org/W4246347036","https://openalex.org/W4247314063","https://openalex.org/W4248739734","https://openalex.org/W4252624641","https://openalex.org/W4255135910"],"related_works":["https://openalex.org/W1608806855","https://openalex.org/W2023505575","https://openalex.org/W1850053445","https://openalex.org/W1578204257","https://openalex.org/W2313503008","https://openalex.org/W2047588290","https://openalex.org/W1972912085","https://openalex.org/W2386644492","https://openalex.org/W300950598","https://openalex.org/W3030139520"],"abstract_inverted_index":{"This":[0],"paper":[1],"focuses":[2],"on":[3,42],"automatic":[4,21],"synthesis":[5],"of":[6,23,39,61],"digital":[7],"hardware":[8,25],"from":[9],"a":[10,37,75],"behavioral":[11],"description.":[12],"Algorithms":[13],"have":[14],"been":[15],"written":[16],"and":[17,26,44,57],"tested":[18],"to":[19,54],"perform":[20],"generation":[22],"control":[24],"optimized":[27],"microcode":[28,66,73],"for":[29,74],"specified":[30],"data":[31],"paths.":[32],"The":[33,51],"optimization":[34],"algorithms":[35,52],"produce":[36],"family":[38],"results":[40],"based":[41],"cost":[43],"speed":[45],"constraints":[46,56],"supplied":[47],"by":[48,71],"the":[49,59,64,81],"user.":[50],"adapt":[53],"these":[55],"adjust":[58],"amount":[60],"parallelism":[62],"in":[63],"synthesized":[65],"accordingly.":[67],"Tests":[68],"were":[69],"run":[70],"generating":[72],"PDP-11/40.":[76],"Results":[77],"compared":[78],"favorably":[79],"with":[80],"human":[82],"design.":[83]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}