{"id":"https://openalex.org/W4415821453","doi":"https://doi.org/10.1109/tc.2025.3627803","title":"Netlist-Independent Functional Stress Pattern Generation Strategy for AI HW Accelerators Embedded into SoCs","display_name":"Netlist-Independent Functional Stress Pattern Generation Strategy for AI HW Accelerators Embedded into SoCs","publication_year":2025,"publication_date":"2025-11-03","ids":{"openalex":"https://openalex.org/W4415821453","doi":"https://doi.org/10.1109/tc.2025.3627803"},"language":null,"primary_location":{"id":"doi:10.1109/tc.2025.3627803","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tc.2025.3627803","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/tc.2025.3627803","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080934364","display_name":"Gabriele Filipponi","orcid":"https://orcid.org/0000-0002-1436-3764"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gabriele Filipponi","raw_affiliation_strings":["Department of Control and Computer engineering, Politecnico di Torino, Turin, Italy","Giorgio Insinga are with the Politecnico di Torino, Torino, Italy"],"raw_orcid":"https://orcid.org/0000-0002-1436-3764","affiliations":[{"raw_affiliation_string":"Department of Control and Computer engineering, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Giorgio Insinga are with the Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068934998","display_name":"Denis Schwachhofer","orcid":"https://orcid.org/0000-0002-6763-2948"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Denis Schwachhofer","raw_affiliation_strings":["University of Stuttgart, Stuttgart, Germany"],"raw_orcid":"https://orcid.org/0000-0002-6763-2948","affiliations":[{"raw_affiliation_string":"University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060364710","display_name":"Francesco Angione","orcid":"https://orcid.org/0000-0003-2978-1130"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Angione","raw_affiliation_strings":["Department of Control and Computer engineering, Politecnico di Torino, Turin, Italy","Giorgio Insinga are with the Politecnico di Torino, Torino, Italy"],"raw_orcid":"https://orcid.org/0000-0003-2978-1130","affiliations":[{"raw_affiliation_string":"Department of Control and Computer engineering, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Giorgio Insinga are with the Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009501718","display_name":"Claudia Bertani","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Claudia Bertani","raw_affiliation_strings":["STMicroelectronics, Agrate Brianza, Italy"],"raw_orcid":"https://orcid.org/0009-0000-0274-5346","affiliations":[{"raw_affiliation_string":"STMicroelectronics, Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061758910","display_name":"Simone Corbellini","orcid":"https://orcid.org/0000-0002-8746-4398"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Simone Corbellini","raw_affiliation_strings":["Department of Control and Computer engineering, Politecnico di Torino, Turin, Italy","Giorgio Insinga are with the Politecnico di Torino, Torino, Italy"],"raw_orcid":"https://orcid.org/0000-0002-8746-4398","affiliations":[{"raw_affiliation_string":"Department of Control and Computer engineering, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Giorgio Insinga are with the Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092072441","display_name":"Nicola di Gruttola Giardino","orcid":"https://orcid.org/0009-0008-7523-0229"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Nicola di Gruttola Giardino","raw_affiliation_strings":["Department of Control and Computer engineering, Politecnico di Torino, Turin, Italy","Giorgio Insinga are with the Politecnico di Torino, Torino, Italy"],"raw_orcid":"https://orcid.org/0009-0008-7523-0229","affiliations":[{"raw_affiliation_string":"Department of Control and Computer engineering, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Giorgio Insinga are with the Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015732476","display_name":"Giuseppe Garozzo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Garozzo","raw_affiliation_strings":["STMicroelectronics, Agrate Brianza, Italy"],"raw_orcid":"https://orcid.org/0009-0000-3159-4495","affiliations":[{"raw_affiliation_string":"STMicroelectronics, Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041202522","display_name":"Giorgio Insinga","orcid":"https://orcid.org/0000-0001-6316-4123"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giorgio Insinga","raw_affiliation_strings":["Department of Control and Computer engineering, Politecnico di Torino, Turin, Italy","Giorgio Insinga are with the Politecnico di Torino, Torino, Italy"],"raw_orcid":"https://orcid.org/0000-0001-6316-4123","affiliations":[{"raw_affiliation_string":"Department of Control and Computer engineering, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Giorgio Insinga are with the Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043908290","display_name":"Vincenzo Tancorre","orcid":"https://orcid.org/0000-0001-7959-0784"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Vincenzo Tancorre","raw_affiliation_strings":["STMicroelectronics, Agrate Brianza, Italy"],"raw_orcid":"https://orcid.org/0000-0001-7959-0784","affiliations":[{"raw_affiliation_string":"STMicroelectronics, Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049430681","display_name":"Paolo Bernardi","orcid":"https://orcid.org/0000-0002-0985-9327"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Bernardi","raw_affiliation_strings":["Department of Control and Computer engineering, Politecnico di Torino, Turin, Italy","Giorgio Insinga are with the Politecnico di Torino, Torino, Italy"],"raw_orcid":"https://orcid.org/0000-0002-0985-9327","affiliations":[{"raw_affiliation_string":"Department of Control and Computer engineering, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Giorgio Insinga are with the Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":10,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.30716828,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"75","issue":"2","first_page":"554","last_page":"566"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.2184000015258789,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.2184000015258789,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.1509999930858612,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.1340000033378601,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8343999981880188},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.49790000915527344},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4571000039577484},{"id":"https://openalex.org/keywords/automotive-industry","display_name":"Automotive industry","score":0.45239999890327454},{"id":"https://openalex.org/keywords/rank","display_name":"Rank (graph theory)","score":0.4244000017642975},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4106999933719635},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.38370001316070557},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.35190001130104065}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8343999981880188},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7197999954223633},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5254999995231628},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49790000915527344},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4571000039577484},{"id":"https://openalex.org/C526921623","wikidata":"https://www.wikidata.org/wiki/Q190117","display_name":"Automotive industry","level":2,"score":0.45239999890327454},{"id":"https://openalex.org/C164226766","wikidata":"https://www.wikidata.org/wiki/Q7293202","display_name":"Rank (graph theory)","level":2,"score":0.4244000017642975},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4106999933719635},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3864000141620636},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.38370001316070557},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.35190001130104065},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3425000011920929},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3400000035762787},{"id":"https://openalex.org/C157170001","wikidata":"https://www.wikidata.org/wiki/Q4781507","display_name":"Applications of artificial intelligence","level":2,"score":0.3050000071525574},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.2989000082015991},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.29820001125335693},{"id":"https://openalex.org/C2780575108","wikidata":"https://www.wikidata.org/wiki/Q7316652","display_name":"Retargeting","level":2,"score":0.29339998960494995},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.28360000252723694},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.2757999897003174},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2667999863624573},{"id":"https://openalex.org/C21036866","wikidata":"https://www.wikidata.org/wiki/Q181767","display_name":"Stress (linguistics)","level":2,"score":0.26330000162124634},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.2603999972343445}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.2025.3627803","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tc.2025.3627803","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tc.2025.3627803","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tc.2025.3627803","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320325850","display_name":"Universit\u00e4t Stuttgart","ror":"https://ror.org/04vnq7t77"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W2045517822","https://openalex.org/W2058878652","https://openalex.org/W2098601989","https://openalex.org/W2111059199","https://openalex.org/W2166521894","https://openalex.org/W2194775991","https://openalex.org/W2542038790","https://openalex.org/W2606722458","https://openalex.org/W2613613142","https://openalex.org/W2751307479","https://openalex.org/W2806909220","https://openalex.org/W3114094139","https://openalex.org/W3124406777","https://openalex.org/W3156276060","https://openalex.org/W3163731485","https://openalex.org/W3183351902","https://openalex.org/W3208363838","https://openalex.org/W4232310948","https://openalex.org/W4283775106","https://openalex.org/W4293198489","https://openalex.org/W4319996342","https://openalex.org/W4384009450","https://openalex.org/W4386824957","https://openalex.org/W4388667095","https://openalex.org/W4400034088","https://openalex.org/W4404565111","https://openalex.org/W4412171607"],"related_works":[],"abstract_inverted_index":{"Artificial":[0,54],"Intelligence":[1,55],"hardware":[2],"accelerators":[3],"are":[4,14,87],"pervading":[5],"the":[6,11,47,79,94,101,116,121],"chip":[7,81],"market.":[8],"Most":[9],"of":[10,120],"time,":[12],"they":[13],"third-party":[15],"IPs":[16],"integrated":[17],"by":[18,113],"silicon":[19],"manufacturers.":[20],"As":[21],"a":[22,34],"consequence,":[23],"their":[24],"design":[25],"may":[26],"be":[27],"obfuscated,":[28],"which":[29],"can":[30],"introduce":[31],"issues":[32],"from":[33,78],"manufacturing":[35],"testing":[36],"perspective.":[37],"This":[38],"paper":[39],"illustrates":[40],"how":[41],"to":[42,90,98],"effectively":[43],"and":[44,70,82,92,118],"efficiently":[45],"select":[46],"most":[48],"appropriate":[49],"functional":[50,96],"stress":[51],"stimuli":[52],"for":[53],"(AI)":[56],"Hardware":[57],"(HW)":[58],"Accelerators":[59],"embedded":[60],"in":[61],"System-on-Chip":[62],"(SoC).":[63],"The":[64],"proposed":[65,122],"methodology":[66],"is":[67,72],"netlist":[68],"independent;":[69],"it":[71],"based":[73],"on":[74,107],"both":[75],"current":[76],"measurements":[77],"real":[80],"architectural":[83],"evaluations.":[84],"These":[85],"ingredients":[86],"heuristically":[88],"used":[89],"rank":[91],"sift":[93],"optimal":[95],"patterns":[97],"apply":[99],"along":[100],"Burn-In":[102],"(BI)":[103],"phase.":[104],"Experimental":[105],"results":[106],"two":[108],"different":[109],"Automotive":[110],"SoCs":[111],"manufactured":[112],"STMicroelectronics,":[114],"demonstrate":[115],"effectiveness":[117],"efficiency":[119],"method.":[123]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-11-03T00:00:00"}