{"id":"https://openalex.org/W4415481223","doi":"https://doi.org/10.1109/tc.2025.3624704","title":"Omega: A Hardware-Software Framework for Complete Design Space Exploration of FPGA-Based Heterogeneous Multi-Core SoCs","display_name":"Omega: A Hardware-Software Framework for Complete Design Space Exploration of FPGA-Based Heterogeneous Multi-Core SoCs","publication_year":2025,"publication_date":"2025-10-23","ids":{"openalex":"https://openalex.org/W4415481223","doi":"https://doi.org/10.1109/tc.2025.3624704"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2025.3624704","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2025.3624704","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056381758","display_name":"Gabriele Montanaro","orcid":"https://orcid.org/0000-0003-1119-2629"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Gabriele Montanaro","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012420168","display_name":"Andrea Galimberti","orcid":"https://orcid.org/0000-0003-0254-3933"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Galimberti","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016373122","display_name":"Davide Zoni","orcid":"https://orcid.org/0000-0002-9951-062X"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Zoni","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5056381758"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.33357679,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"75","issue":"2","first_page":"435","last_page":"447"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7286999821662903},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.677299976348877},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.6482999920845032},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.5547000169754028},{"id":"https://openalex.org/keywords/space-exploration","display_name":"Space exploration","score":0.5371999740600586},{"id":"https://openalex.org/keywords/identification","display_name":"Identification (biology)","score":0.4724999964237213},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.436599999666214},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.4336000084877014}],"concepts":[{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7286999821662903},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7239000201225281},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.677299976348877},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.6482999920845032},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.5547000169754028},{"id":"https://openalex.org/C104060986","wikidata":"https://www.wikidata.org/wiki/Q180046","display_name":"Space exploration","level":2,"score":0.5371999740600586},{"id":"https://openalex.org/C116834253","wikidata":"https://www.wikidata.org/wiki/Q2039217","display_name":"Identification (biology)","level":2,"score":0.4724999964237213},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.436599999666214},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.4336000084877014},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4165000021457672},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.38580000400543213},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3718999922275543},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35749998688697815},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.33959999680519104},{"id":"https://openalex.org/C2780428219","wikidata":"https://www.wikidata.org/wiki/Q16952335","display_name":"Cover (algebra)","level":2,"score":0.3244999945163727},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.31450000405311584},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.29589998722076416},{"id":"https://openalex.org/C68781425","wikidata":"https://www.wikidata.org/wiki/Q2052203","display_name":"Multi-objective optimization","level":2,"score":0.28700000047683716},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.27970001101493835},{"id":"https://openalex.org/C137836250","wikidata":"https://www.wikidata.org/wiki/Q984063","display_name":"Optimization problem","level":2,"score":0.27970001101493835},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.25850000977516174},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.25609999895095825}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tc.2025.3624704","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2025.3624704","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1300725","is_oa":false,"landing_page_url":"https://hdl.handle.net/11311/1300725","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"The":[0,56],"design":[1,76],"space":[2,77],"exploration":[3],"(DSE)":[4],"of":[5,25,63,82,139],"heterogeneous":[6,65],"multi-core":[7,66],"systems-on-chip":[8],"(SoCs)":[9],"presents":[10],"a":[11,101,136,156,174,182],"massive":[12],"challenge":[13],"due":[14],"to":[15,47,92,131,145,166],"the":[16,69,75,80,94,115],"vast":[17],"and":[18,29,41,78,97,109,170,180],"complex":[19],"configuration":[20],"space,":[21,51],"demanding":[22],"simultaneous":[23],"optimization":[24],"performance,":[26],"energy":[27],"efficiency,":[28],"resource":[30],"utilization":[31],"under":[32],"diverse":[33],"constraints.":[34],"Traditional":[35],"approaches":[36],"leveraging":[37],"analytical":[38],"models,":[39],"heuristics,":[40],"machine":[42],"learning":[43],"(ML)":[44],"techniques":[45,147],"fail":[46],"comprehensively":[48],"cover":[49],"this":[50],"often":[52],"yielding":[53],"suboptimal":[54],"solutions.":[55],"Omega":[57,86,152],"framework,":[58],"designed":[59],"for":[60,104,129,177,185],"exhaustive":[61],"DSE":[62,95,107,178],"FPGA-based":[64],"SoCs,":[67],"addresses":[68],"former":[70],"limitations":[71],"by":[72],"fully":[73],"exploring":[74],"guaranteeing":[79],"identification":[81],"globally":[83],"optimal":[84],"configurations.":[85],"leverages":[87],"FPGAs\u2019":[88],"dynamic":[89],"partial":[90],"reconfiguration":[91],"accelerate":[93],"drastically":[96],"can":[98],"serve":[99],"as":[100,155],"golden":[102],"model":[103],"evaluating":[105],"novel":[106],"heuristics":[108],"ML":[110],"methods.":[111],"This":[112],"manuscript":[113],"demonstrates":[114],"proposed":[116],"framework\u2019s":[117],"effectiveness":[118],"through":[119],"an":[120],"extensive":[121],"experimental":[122],"campaign":[123],"on":[124,142],"16-core":[125],"SoCs":[126],"with":[127,161],"accelerators":[128],"up":[130],"five":[132],"different":[133],"applications,":[134],"achieving":[135],"substantial":[137],"speedup,":[138],"29":[140],"times":[141],"average,":[143],"compared":[144],"traditional":[146],"while":[148],"ensuring":[149],"solution":[150],"optimality.":[151],"is":[153],"released":[154],"comprehensive":[157],"open-source":[158],"ecosystem,":[159],"compatible":[160],"commercially":[162],"available":[163],"FPGA":[164],"platforms,":[165],"facilitate":[167],"future":[168],"research":[169],"practical":[171],"adoption,":[172],"setting":[173],"new":[175],"benchmark":[176],"methodologies":[179],"providing":[181],"robust":[183],"tool":[184],"optimizing":[186],"next-generation":[187],"computing":[188],"platforms.":[189]},"counts_by_year":[],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-23T00:00:00"}