{"id":"https://openalex.org/W4413947022","doi":"https://doi.org/10.1109/tc.2025.3604478","title":"Low-Power Multiplier Designs by Leveraging Correlations of 2$\\times$\u00d72 Encoded Partial Products","display_name":"Low-Power Multiplier Designs by Leveraging Correlations of 2$\\times$\u00d72 Encoded Partial Products","publication_year":2025,"publication_date":"2025-09-02","ids":{"openalex":"https://openalex.org/W4413947022","doi":"https://doi.org/10.1109/tc.2025.3604478"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2025.3604478","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2025.3604478","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Ao Liu","orcid":"https://orcid.org/0000-0001-9899-9657"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Ao Liu","raw_affiliation_strings":["School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005839811","display_name":"Siting Liu","orcid":"https://orcid.org/0000-0003-0505-8183"},"institutions":[{"id":"https://openalex.org/I30809798","display_name":"ShanghaiTech University","ror":"https://ror.org/030bhh786","country_code":"CN","type":"education","lineage":["https://openalex.org/I30809798"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Siting Liu","raw_affiliation_strings":["School of Information Science and Technology, ShanghaiTech University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China","institution_ids":["https://openalex.org/I30809798"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Hui Wang","orcid":"https://orcid.org/0000-0002-4688-1451"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hui Wang","raw_affiliation_strings":["School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063554298","display_name":"Qin Wang","orcid":"https://orcid.org/0000-0002-6559-5207"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qin Wang","raw_affiliation_strings":["School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001979328","display_name":"Fabrizio Lombardi","orcid":"https://orcid.org/0000-0003-3152-3245"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fabrizio Lombardi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Northeastern University, Boston, MA, USA","Department of Electrical and Computer Engineeringg, Northeastern University, Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineeringg, Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103236320","display_name":"Zhigang Mao","orcid":"https://orcid.org/0000-0001-9431-9853"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhigang Mao","raw_affiliation_strings":["School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019717600","display_name":"Honglan Jiang","orcid":"https://orcid.org/0000-0003-3705-4240"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Honglan Jiang","raw_affiliation_strings":["School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21793697,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"74","issue":"11","first_page":"3888","last_page":"3896"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9858999848365784,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9858999848365784,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.939300000667572,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10848","display_name":"Advanced Multi-Objective Optimization Algorithms","score":0.910099983215332,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5887256264686584},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5414474606513977},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3962310552597046},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36052465438842773},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.29535534977912903}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5887256264686584},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5414474606513977},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3962310552597046},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36052465438842773},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.29535534977912903},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.2025.3604478","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2025.3604478","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5550268690","display_name":null,"funder_award_id":"62204155","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G8355552838","display_name":null,"funder_award_id":"62374108","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1978433222","https://openalex.org/W2052363354","https://openalex.org/W2306180925","https://openalex.org/W2963367920","https://openalex.org/W2981322246","https://openalex.org/W3048414096","https://openalex.org/W3179283977","https://openalex.org/W3184537890","https://openalex.org/W3206774775","https://openalex.org/W4206957512","https://openalex.org/W4285199350","https://openalex.org/W4386765017","https://openalex.org/W4390873361","https://openalex.org/W4400315182","https://openalex.org/W4401567938"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4281295723"],"abstract_inverted_index":{"Multipliers,":[0],"particularly":[1],"those":[2],"with":[3,144,200],"small":[4],"bit":[5],"widths,":[6],"are":[7,19,35,66,106,113,136,194],"essential":[8],"for":[9,23,54],"modern":[10],"neural":[11],"network":[12],"(NN)":[13],"applications.":[14],"In":[15,39],"addition,":[16],"multiple-precision":[17],"multipliers":[18,29,46,112,119,135,154],"in":[20,31,203],"high":[21],"demand":[22],"efficient":[24],"NN":[25],"accelerators;":[26],"therefore,":[27],"recursive":[28,45,82,124],"used":[30,115],"low-precision":[32],"fusion":[33],"schemes":[34],"gaining":[36],"increasing":[37],"attention.":[38],"this":[40],"work,":[41],"we":[42,79],"design":[43],"exact":[44],"based":[47,120],"on":[48,76,121],"customized":[49],"approximate":[50],"full":[51,87],"adders":[52,88],"(AFAs)":[53],"low-power":[55,123],"purposes.":[56],"Initially,":[57],"the":[58,70,95,98,127,148,169,190],"partial":[59],"products":[60],"(PPs)":[61],"encoded":[62],"by":[63,174],"2\u00d72":[64],"multiplications":[65],"analyzed,":[67],"which":[68],"reveals":[69],"correlations":[71],"among":[72],"adjacent":[73],"PPs.":[74],"Based":[75],"these":[77],"correlations,":[78],"propose":[80],"4\u00d74":[81,111,132,153],"multiplier":[83],"architectures":[84],"where":[85],"certain":[86],"(FAs)":[89],"can":[90,171],"be":[91,172],"simplified":[92],"without":[93,163,179],"affecting":[94],"correctness":[96],"of":[97,158],"multiplication.":[99],"Manually":[100],"and":[101,130,133,151,160,176,186,196],"synthesis":[102],"tool-based":[103],"FA":[104],"simplifications":[105],"performed":[107],"separately.":[108],"The":[109],"obtained":[110],"then":[114],"to":[116],"construct":[117],"8\u00d78":[118,134,188],"a":[122,139,201],"architecture.":[125],"Finally,":[126],"proposed":[128,149],"signed":[129,150,185],"unsigned":[131,152,187],"evaluated":[137],"using":[138],"28nm":[140],"CMOS":[141],"technology.":[142],"Compared":[143],"DesignWare":[145],"(DW)":[146],"multipliers,":[147,189],"achieve":[155],"power":[156,181,192],"reductions":[157,193],"16.5%":[159],"11.6%,":[161],"respectively,":[162,178,198],"compromising":[164,180],"area":[165],"or":[166,182],"delay;":[167],"alternatively,":[168],"delay":[170],"reduced":[173],"20.9%":[175],"39.4%,":[177],"area.":[183,204],"For":[184],"maximum":[191],"9.7%":[195],"13.7%,":[197],"albeit":[199],"trade-off":[202]},"counts_by_year":[],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-10T00:00:00"}