{"id":"https://openalex.org/W4402451252","doi":"https://doi.org/10.1109/tc.2024.3457731","title":"Hardware Implementation of Unsigned Approximate Hybrid Square Rooters for Error-Resilient Applications","display_name":"Hardware Implementation of Unsigned Approximate Hybrid Square Rooters for Error-Resilient Applications","publication_year":2024,"publication_date":"2024-09-11","ids":{"openalex":"https://openalex.org/W4402451252","doi":"https://doi.org/10.1109/tc.2024.3457731"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2024.3457731","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2024.3457731","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031068799","display_name":"Lalit Bandil","orcid":"https://orcid.org/0000-0002-6308-8578"},"institutions":[{"id":"https://openalex.org/I11793825","display_name":"National Institute of Technology Patna","ror":"https://ror.org/056wyhh33","country_code":"IN","type":"education","lineage":["https://openalex.org/I11793825","https://openalex.org/I4210152752"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Lalit Bandil","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology Patna, Patna, India","Department of Electronics and Communication Engineering, National Institute of Technology Patna, Patna, Bihar, India"],"raw_orcid":"https://orcid.org/0000-0002-6308-8578","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology Patna, Patna, India","institution_ids":["https://openalex.org/I11793825"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology Patna, Patna, Bihar, India","institution_ids":["https://openalex.org/I11793825"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037665657","display_name":"Bal Chand Nagar","orcid":"https://orcid.org/0000-0001-7984-4086"},"institutions":[{"id":"https://openalex.org/I11793825","display_name":"National Institute of Technology Patna","ror":"https://ror.org/056wyhh33","country_code":"IN","type":"education","lineage":["https://openalex.org/I11793825","https://openalex.org/I4210152752"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bal Chand Nagar","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology Patna, Patna, India","Department of Electronics and Communication Engineering, National Institute of Technology Patna, Patna, Bihar, India"],"raw_orcid":"https://orcid.org/0000-0001-7984-4086","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology Patna, Patna, India","institution_ids":["https://openalex.org/I11793825"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology Patna, Patna, Bihar, India","institution_ids":["https://openalex.org/I11793825"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I11793825"],"apc_list":{"value":2495,"currency":"USD","value_usd":2495},"apc_paid":null,"fwci":3.4379,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.93743344,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"73","issue":"12","first_page":"2734","last_page":"2746"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9908000230789185,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6504659652709961},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5447505712509155},{"id":"https://openalex.org/keywords/square","display_name":"Square (algebra)","score":0.5243635177612305},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4306780695915222},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4198082387447357},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34160077571868896},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23129427433013916},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.0815504789352417}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6504659652709961},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5447505712509155},{"id":"https://openalex.org/C135692309","wikidata":"https://www.wikidata.org/wiki/Q111124","display_name":"Square (algebra)","level":2,"score":0.5243635177612305},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4306780695915222},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4198082387447357},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34160077571868896},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23129427433013916},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0815504789352417}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.2024.3457731","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2024.3457731","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1914302526","https://openalex.org/W1972663233","https://openalex.org/W1975218924","https://openalex.org/W1998824039","https://openalex.org/W2016400276","https://openalex.org/W2020217519","https://openalex.org/W2085787197","https://openalex.org/W2103704612","https://openalex.org/W2126044301","https://openalex.org/W2133665775","https://openalex.org/W2460228185","https://openalex.org/W2554131156","https://openalex.org/W2589986623","https://openalex.org/W2742536119","https://openalex.org/W2769311836","https://openalex.org/W2770445540","https://openalex.org/W2782696680","https://openalex.org/W2908518198","https://openalex.org/W2913980322","https://openalex.org/W2917592041","https://openalex.org/W2946695067","https://openalex.org/W2961725401","https://openalex.org/W2989372335","https://openalex.org/W3032995873","https://openalex.org/W3048414096","https://openalex.org/W3081143704","https://openalex.org/W3086584843","https://openalex.org/W3166046556","https://openalex.org/W3206803859","https://openalex.org/W3207260160","https://openalex.org/W4200367836","https://openalex.org/W4317796314","https://openalex.org/W4388446829"],"related_works":["https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W2053286651","https://openalex.org/W2181743346","https://openalex.org/W3102623159","https://openalex.org/W2187401768","https://openalex.org/W2181413294","https://openalex.org/W2989452537","https://openalex.org/W2052122378","https://openalex.org/W2544423928"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"the":[3,14,44,59,84,90,95,105,148,156,172,175,179],"authors":[4],"proposed":[5,73,130,133,149,180],"an":[6,38,194],"approximate":[7],"hybrid":[8],"square":[9,20,85],"rooter":[10,21],"(AHSQR).":[11],"It":[12],"is":[13,35,55,71],"combination":[15],"of":[16,46,80,87,171,174,178],"array":[17],"and":[18,29,104,117,122,129,139,167,187,193],"logarithmic-based":[19],"(SQR)":[22],"to":[23,42,57,63,74,102,112,155],"create":[24],"a":[25,52,183],"balance":[26],"between":[27],"accuracy":[28,76,115],"hardware":[30,118],"performance.":[31],"An":[32],"array-based":[33],"SQR":[34,40,54],"utilized":[36],"as":[37,182],"exact":[39],"(ESQR)":[41],"obtain":[43],"MSBs":[45],"output":[47,61],"for":[48,124,190,197],"high":[49],"precision,":[50],"while":[51],"logarithmic":[53],"used":[56],"estimate":[58],"remaining":[60],"digits":[62],"enhance":[64],"design":[65],"metrics.":[66],"A":[67],"modified":[68],"AHSQR":[69],"(MAHSQR)":[70],"also":[72,201],"retain":[75],"at":[77],"increasing":[78],"degrees":[79],"approximation":[81],"by":[82,100,110,159],"computing":[83],"root":[86],"LSBs":[88],"using":[89,137,141],"ESQR":[91],"unit.":[92],"This":[93],"reduces":[94],"mean":[96,107],"relative":[97],"error":[98,108],"distance":[99,109],"up":[101,111],"31%":[103],"normalized":[106],"26%.":[113],"Various":[114],"metrics":[116],"characteristics":[119],"are":[120,135,152,200],"evaluated":[121],"analyzed":[123],"16-bit":[125],"unsigned":[126],"exact,":[127],"state-of-the-art,":[128],"SQRs.":[131],"The":[132,144],"SQRs":[134,150,181],"designed":[136],"Verilog":[138],"implemented":[140],"Artix7":[142],"FPGA.":[143],"results":[145],"show":[146],"that":[147],"performances":[151],"improved":[153],"compared":[154],"state-of-the-art":[157],"methods":[158],"being":[160],"approximately":[161],"70%":[162],"smaller,":[163],"2.5":[164],"times":[165],"faster,":[166],"consuming":[168],"only":[169],"25%":[170],"power":[173],"ESQR.":[176],"Applications":[177],"Sobel":[184],"edge":[185],"detector,":[186],"K-means":[188],"clustering":[189],"image":[191],"processing,":[192],"envelope":[195],"detector":[196],"communication":[198],"systems":[199],"included.":[202]},"counts_by_year":[{"year":2026,"cited_by_count":5},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":1}],"updated_date":"2026-08-28T12:50:07.497085","created_date":"2025-10-10T00:00:00"}