{"id":"https://openalex.org/W4385627187","doi":"https://doi.org/10.1109/tc.2023.3302731","title":"VCMalloc: A Virtually Contiguous Memory Allocator","display_name":"VCMalloc: A Virtually Contiguous Memory Allocator","publication_year":2023,"publication_date":"2023-08-07","ids":{"openalex":"https://openalex.org/W4385627187","doi":"https://doi.org/10.1109/tc.2023.3302731"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2023.3302731","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2023.3302731","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017998932","display_name":"Yacine Hadjadj","orcid":"https://orcid.org/0000-0003-4325-7706"},"institutions":[{"id":"https://openalex.org/I4210125514","display_name":"Universit\u00e9 Djilali de Sidi Bel Abb\u00e8s","ror":"https://ror.org/0378szg41","country_code":"DZ","type":"education","lineage":["https://openalex.org/I4210125514"]}],"countries":["DZ"],"is_corresponding":true,"raw_author_name":"Yacine Hadjadj","raw_affiliation_strings":["RCAM Laboratory, Djillali Liabes University, Sidi Bel Abbes, Algeria"],"affiliations":[{"raw_affiliation_string":"RCAM Laboratory, Djillali Liabes University, Sidi Bel Abbes, Algeria","institution_ids":["https://openalex.org/I4210125514"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006121662","display_name":"Chakib Mustapha Anouar Zouaoui","orcid":"https://orcid.org/0000-0001-5176-4623"},"institutions":[{"id":"https://openalex.org/I4210125514","display_name":"Universit\u00e9 Djilali de Sidi Bel Abb\u00e8s","ror":"https://ror.org/0378szg41","country_code":"DZ","type":"education","lineage":["https://openalex.org/I4210125514"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"Chakib Mustapha Anouar Zouaoui","raw_affiliation_strings":["RCAM Laboratory, Djillali Liabes University, Sidi Bel Abbes, Algeria"],"affiliations":[{"raw_affiliation_string":"RCAM Laboratory, Djillali Liabes University, Sidi Bel Abbes, Algeria","institution_ids":["https://openalex.org/I4210125514"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044480291","display_name":"Nasreddine Taleb","orcid":"https://orcid.org/0000-0002-9688-3834"},"institutions":[{"id":"https://openalex.org/I4210125514","display_name":"Universit\u00e9 Djilali de Sidi Bel Abb\u00e8s","ror":"https://ror.org/0378szg41","country_code":"DZ","type":"education","lineage":["https://openalex.org/I4210125514"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"Nasreddine Taleb","raw_affiliation_strings":["RCAM Laboratory, Djillali Liabes University, Sidi Bel Abbes, Algeria"],"affiliations":[{"raw_affiliation_string":"RCAM Laboratory, Djillali Liabes University, Sidi Bel Abbes, Algeria","institution_ids":["https://openalex.org/I4210125514"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017964490","display_name":"Sarah Mazari","orcid":"https://orcid.org/0000-0002-7925-2547"},"institutions":[{"id":"https://openalex.org/I4210125514","display_name":"Universit\u00e9 Djilali de Sidi Bel Abb\u00e8s","ror":"https://ror.org/0378szg41","country_code":"DZ","type":"education","lineage":["https://openalex.org/I4210125514"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"Sarah Mazari","raw_affiliation_strings":["RCAM Laboratory, Djillali Liabes University, Sidi Bel Abbes, Algeria"],"affiliations":[{"raw_affiliation_string":"RCAM Laboratory, Djillali Liabes University, Sidi Bel Abbes, Algeria","institution_ids":["https://openalex.org/I4210125514"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013375018","display_name":"Mohamed Elbahri","orcid":"https://orcid.org/0000-0001-5361-1567"},"institutions":[{"id":"https://openalex.org/I4210125514","display_name":"Universit\u00e9 Djilali de Sidi Bel Abb\u00e8s","ror":"https://ror.org/0378szg41","country_code":"DZ","type":"education","lineage":["https://openalex.org/I4210125514"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"Mohamed El Bahri","raw_affiliation_strings":["RCAM Laboratory, Djillali Liabes University, Sidi Bel Abbes, Algeria"],"affiliations":[{"raw_affiliation_string":"RCAM Laboratory, Djillali Liabes University, Sidi Bel Abbes, Algeria","institution_ids":["https://openalex.org/I4210125514"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033633183","display_name":"Miloud Chikr El-Mezouar","orcid":"https://orcid.org/0000-0003-3491-0355"},"institutions":[{"id":"https://openalex.org/I4210125514","display_name":"Universit\u00e9 Djilali de Sidi Bel Abb\u00e8s","ror":"https://ror.org/0378szg41","country_code":"DZ","type":"education","lineage":["https://openalex.org/I4210125514"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"Miloud Chikr El Mezouar","raw_affiliation_strings":["RCAM Laboratory, Djillali Liabes University, Sidi Bel Abbes, Algeria"],"affiliations":[{"raw_affiliation_string":"RCAM Laboratory, Djillali Liabes University, Sidi Bel Abbes, Algeria","institution_ids":["https://openalex.org/I4210125514"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5017998932"],"corresponding_institution_ids":["https://openalex.org/I4210125514"],"apc_list":null,"apc_paid":null,"fwci":0.924,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.71184045,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":"72","issue":"12","first_page":"3431","last_page":"3442"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/allocator","display_name":"Allocator","score":0.9061597585678101},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8228997588157654},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.6948509216308594},{"id":"https://openalex.org/keywords/c-dynamic-memory-allocation","display_name":"C dynamic memory allocation","score":0.6030164957046509},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5692000985145569},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.5504018068313599},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5197381973266602},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.5172351002693176},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.47831490635871887},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4648500978946686},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.4309154450893402},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.40959668159484863},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3586335778236389},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.3183293044567108},{"id":"https://openalex.org/keywords/computer-data-storage","display_name":"Computer data storage","score":0.207903653383255},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.16568484902381897}],"concepts":[{"id":"https://openalex.org/C162262903","wikidata":"https://www.wikidata.org/wiki/Q343527","display_name":"Allocator","level":2,"score":0.9061597585678101},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8228997588157654},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.6948509216308594},{"id":"https://openalex.org/C34339311","wikidata":"https://www.wikidata.org/wiki/Q1050390","display_name":"C dynamic memory allocation","level":4,"score":0.6030164957046509},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5692000985145569},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.5504018068313599},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5197381973266602},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.5172351002693176},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.47831490635871887},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4648500978946686},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.4309154450893402},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.40959668159484863},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3586335778236389},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.3183293044567108},{"id":"https://openalex.org/C194739806","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Computer data storage","level":2,"score":0.207903653383255},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.16568484902381897}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.2023.3302731","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2023.3302731","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1899349177","https://openalex.org/W1991227647","https://openalex.org/W2025820354","https://openalex.org/W2042681303","https://openalex.org/W2075361578","https://openalex.org/W2105754437","https://openalex.org/W2147278401","https://openalex.org/W2154213129","https://openalex.org/W2156929189","https://openalex.org/W2168823204","https://openalex.org/W2794228535","https://openalex.org/W2888924798","https://openalex.org/W2889806513","https://openalex.org/W2944558521","https://openalex.org/W2955849675","https://openalex.org/W2956068069","https://openalex.org/W2998862278","https://openalex.org/W3000488335","https://openalex.org/W3172642724","https://openalex.org/W3176104819","https://openalex.org/W3176265957","https://openalex.org/W3184456909","https://openalex.org/W3200323018","https://openalex.org/W3205465467","https://openalex.org/W3212979664","https://openalex.org/W4221095693","https://openalex.org/W4228997814","https://openalex.org/W4230708893","https://openalex.org/W4233852027","https://openalex.org/W4234706812","https://openalex.org/W4252124899","https://openalex.org/W4300082337","https://openalex.org/W4300092737","https://openalex.org/W6636731681","https://openalex.org/W6741267457","https://openalex.org/W6797276482"],"related_works":["https://openalex.org/W2491097902","https://openalex.org/W143090663","https://openalex.org/W2401488962","https://openalex.org/W2122491468","https://openalex.org/W1989284238","https://openalex.org/W2020469226","https://openalex.org/W1545590191","https://openalex.org/W2729057671","https://openalex.org/W4214748026","https://openalex.org/W2471153971"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"VCMalloc,":[3],"a":[4,10,21,56,63,117,136],"custom":[5],"memory":[6,13,38,70,94,119],"allocator":[7,85,120,134],"based":[8],"on":[9],"new":[11],"dynamic":[12],"management":[14],"approach":[15],"that":[16,53],"keeps":[17,91],"data":[18,33,79,160],"allocated":[19,162],"in":[20,24,122,143,151,156,185],"contiguous":[22],"form":[23],"memory.":[25],"It":[26,103],"can":[27],"preserve":[28],"the":[29,68,92,98,109,123,127,133],"virtual":[30,87],"contiguity":[31,88],"of":[32,65,78,112,126,146,170],"even":[34],"after":[35],"performing":[36],"different":[37],"operations":[39,145],"like":[40],"\u201cReallocation\u201d":[41],"and":[42,75,80,106,154],"\u201cFree\u201d":[43],"without":[44],"consuming":[45],"much":[46],"system":[47,100],"resources.":[48],"A":[49],"novel":[50],"control":[51],"plane":[52],"we":[54],"call":[55],"\u201cMemory":[57],"Management":[58],"System\u201d":[59],"is":[60],"introduced":[61],"with":[62,108],"set":[64],"algorithms":[66],"for":[67,175],"physical-virtual":[69],"mappings,":[71],"assuring":[72],"fast,":[73],"efficient,":[74],"safe":[76],"tracking":[77],"user":[81],"pointers.":[82],"The":[83,159],"proposed":[84],"prioritizes":[86],"while":[89],"it":[90],"physical":[93],"completely":[95],"up":[96,147,171],"to":[97,101,148,172],"operating":[99,130],"manage.":[102],"was":[104],"tested":[105],"compared":[107],"current":[110],"implementation":[111],"Malloc":[113],"as":[114,116],"well":[115],"state-of-the-art":[118],"MIMalloc":[121],"recent":[124],"versions":[125],"Microsoft":[128],"Windows":[129],"system.":[131],"For":[132],"itself,":[135],"considerable":[137],"performance":[138,168],"increase":[139,150],"has":[140,180],"been":[141],"achieved":[142],"basic":[144],"28%":[149],"allocation":[152],"speed":[153],"26%":[155],"reallocation":[157],"speed.":[158],"structures":[161],"by":[163],"VCMalloc":[164,179],"have":[165],"shown":[166],"remarkable":[167],"increases":[169],"31%":[173],"faster":[174],"matrix":[176],"multiplication.":[177],"Furthermore,":[178],"also":[181],"demonstrated":[182],"its":[183],"superiority":[184],"real-world":[186],"SPEC":[187],"CPU":[188],"2017":[189],"benchmark":[190],"applications.":[191]},"counts_by_year":[{"year":2024,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}