{"id":"https://openalex.org/W4321608116","doi":"https://doi.org/10.1109/tc.2023.3248286","title":"HW/SW Co-Design for Reliable TCAM- Based In-Memory Brain-Inspired Hyperdimensional Computing","display_name":"HW/SW Co-Design for Reliable TCAM- Based In-Memory Brain-Inspired Hyperdimensional Computing","publication_year":2023,"publication_date":"2023-02-23","ids":{"openalex":"https://openalex.org/W4321608116","doi":"https://doi.org/10.1109/tc.2023.3248286"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2023.3248286","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2023.3248286","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054764590","display_name":"Simon Thomann","orcid":"https://orcid.org/0000-0002-7902-9353"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Simon Thomann","raw_affiliation_strings":["Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany","Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart 70569, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart 70569, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064095385","display_name":"Paul R. Gen\u00dfler","orcid":"https://orcid.org/0000-0002-7175-7284"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Paul R. Genssler","raw_affiliation_strings":["Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany","Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart 70569, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart 70569, Germany","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059133190","display_name":"Hussam Amrouch","orcid":"https://orcid.org/0000-0002-5649-3102"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hussam Amrouch","raw_affiliation_strings":["Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany","Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart 70569, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart 70569, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5054764590"],"corresponding_institution_ids":["https://openalex.org/I100066346"],"apc_list":null,"apc_paid":null,"fwci":2.8147,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.90869399,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"72","issue":"8","first_page":"2404","last_page":"2417"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.988099992275238,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7432836294174194},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6682189702987671},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.6310811042785645},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5712689161300659},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5512033700942993},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.49339571595191956},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.43373292684555054},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.42072999477386475},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.41979917883872986},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4086514413356781},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3928910493850708},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3903140425682068},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32796502113342285},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3120657205581665},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.2539249658584595},{"id":"https://openalex.org/keywords/search-engine","display_name":"Search engine","score":0.20240071415901184}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7432836294174194},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6682189702987671},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.6310811042785645},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5712689161300659},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5512033700942993},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.49339571595191956},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.43373292684555054},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.42072999477386475},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.41979917883872986},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4086514413356781},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3928910493850708},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3903140425682068},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32796502113342285},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3120657205581665},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.2539249658584595},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.20240071415901184},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.2023.3248286","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2023.3248286","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"},{"id":"https://openalex.org/F4320325850","display_name":"Universit\u00e4t Stuttgart","ror":"https://ror.org/04vnq7t77"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":47,"referenced_works":["https://openalex.org/W22168010","https://openalex.org/W1536792390","https://openalex.org/W2003495098","https://openalex.org/W2033811947","https://openalex.org/W2070862086","https://openalex.org/W2102754081","https://openalex.org/W2112388836","https://openalex.org/W2294851045","https://openalex.org/W2476008461","https://openalex.org/W2554538030","https://openalex.org/W2569452586","https://openalex.org/W2604319603","https://openalex.org/W2613567208","https://openalex.org/W2759478409","https://openalex.org/W2786159202","https://openalex.org/W2791598392","https://openalex.org/W2795870271","https://openalex.org/W2799717108","https://openalex.org/W2809146458","https://openalex.org/W2898009658","https://openalex.org/W2906313120","https://openalex.org/W2963363970","https://openalex.org/W2963446207","https://openalex.org/W2965815527","https://openalex.org/W2983032988","https://openalex.org/W2988640543","https://openalex.org/W3000475177","https://openalex.org/W3005886446","https://openalex.org/W3032819016","https://openalex.org/W3033330790","https://openalex.org/W3038698523","https://openalex.org/W3039362986","https://openalex.org/W3090694869","https://openalex.org/W3091977376","https://openalex.org/W3114605448","https://openalex.org/W3120740533","https://openalex.org/W3136836094","https://openalex.org/W3158116664","https://openalex.org/W3158997543","https://openalex.org/W3167846368","https://openalex.org/W3183791462","https://openalex.org/W3189995700","https://openalex.org/W4285820588","https://openalex.org/W4308089783","https://openalex.org/W6600880057","https://openalex.org/W6744764900","https://openalex.org/W6774033577"],"related_works":["https://openalex.org/W2068933159","https://openalex.org/W2561621772","https://openalex.org/W4322580884","https://openalex.org/W2518875864","https://openalex.org/W3212430008","https://openalex.org/W2960205134","https://openalex.org/W2966740705","https://openalex.org/W4280603410","https://openalex.org/W4391088680","https://openalex.org/W2765081478"],"abstract_inverted_index":{"Brain-inspired":[0],"hyperdimensional":[1],"computing":[2,44,75],"(HDC)":[3],"is":[4,10,35,45,88,164,183,234],"continuously":[5],"gaining":[6],"remarkable":[7],"attention.":[8],"It":[9],"a":[11,149,157],"promising":[12],"alternative":[13],"to":[14,19,22,39,48,118,138,153,171],"traditional":[15,40],"machine-learning":[16,41],"approaches":[17],"due":[18],"its":[20],"ability":[21],"learn":[23],"from":[24],"little":[25],"data,":[26],"lightweight":[27],"implementation,":[28],"and":[29,60,68,113,221,248],"resiliency":[30,120,180],"against":[31,121,181,193],"errors.":[32],"However,":[33],"HDC":[34,192,242],"overwhelmingly":[36],"data-centric":[37],"similar":[38],"algorithms.":[42],"In-memory":[43],"rapidly":[46],"emerging":[47,196,250],"overcome":[49],"the":[50,70,81,104,107,123,126,161,179,189,214,235],"von":[51],"Neumann":[52],"bottleneck":[53],"by":[54],"eliminating":[55],"data":[56],"movements":[57],"between":[58],"compute":[59],"storage":[61],"units.":[62],"In":[63,185],"this":[64],"work,":[65],"we":[66,187],"investigate":[67,188],"model":[69],"impact":[71],"of":[72,84,125,136,151,191,201],"imprecise":[73],"in-memory":[74,115,241],"hardware,":[76],"namely":[77],"TCAM":[78],"cells,":[79],"on":[80,90],"inference":[82,162,208],"accuracy":[83,163,209],"HDC.":[85],"Our":[86],"modeling":[87],"based":[89],"14nm":[91],"FinFET":[92],"technology":[93,247],"fully":[94],"calibrated":[95],"with":[96,195],"Intel":[97],"measurement":[98],"data.":[99],"We":[100,175,205],"accurately":[101],"model,":[102],"for":[103,142,237,243],"first":[105],"time,":[106],"voltage-dependent":[108],"error":[109,159,216],"probability":[110,150],"in":[111,230],"SRAM-based":[112],"FeFET-based":[114],"computing.":[116],"Thanks":[117],"HDC's":[119],"errors,":[122],"complexity":[124],"underlying":[127],"hardware":[128],"can":[129,224],"be":[130,225],"reduced,":[131],"providing":[132],"large":[133,219],"energy":[134],"savings":[135,223],"up":[137,152],"6x.":[139],"Experimental":[140],"results":[141],"SRAM":[143],"reveal":[144],"that":[145,178,207],"variability-induced":[146],"errors":[147,182,194],"have":[148],"39%.":[154],"Despite":[155],"such":[156],"high":[158,212],"probability,":[160,217],"only":[165],"marginally":[166],"impacted.":[167],"This":[168],"opens":[169],"doors":[170],"explore":[172],"new":[173],"tradeoffs.":[174],"also":[176],"demonstrate":[177,206],"application-dependent.":[184],"addition,":[186],"robustness":[190],"non-volatile":[197],"FeFET":[198],"devices":[199],"instead":[200],"mature":[202],"CMOS-based":[203],"SRAMs.":[204],"does":[210],"remain":[211],"despite":[213],"larger":[215],"while":[218],"area":[220],"power":[222],"obtained.":[226],"<italic":[227],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[228],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">All":[229],"all,":[231],"HW/SW":[232],"co-design":[233],"key":[236],"efficient":[238],"yet":[239],"reliable":[240],"both":[244],"conventional":[245],"CMOS":[246],"upcoming":[249],"technologies.</i>":[251]},"counts_by_year":[{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":11}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}