{"id":"https://openalex.org/W4311463582","doi":"https://doi.org/10.1109/tc.2022.3214117","title":"Bounding Memory Access Times in Multi-Accelerator Architectures on FPGA SoCs","display_name":"Bounding Memory Access Times in Multi-Accelerator Architectures on FPGA SoCs","publication_year":2022,"publication_date":"2022-10-12","ids":{"openalex":"https://openalex.org/W4311463582","doi":"https://doi.org/10.1109/tc.2022.3214117"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2022.3214117","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2022.3214117","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://www.iris.sssup.it/bitstream/11382/552731/2/Bounding_Memory_Access_Times_in_Multi-Accelerator_Architectures_on_FPGA_SoCs.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000981593","display_name":"Francesco Restuccia","orcid":"https://orcid.org/0000-0001-6955-1888"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Francesco Restuccia","raw_affiliation_strings":["University of California San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067225488","display_name":"Marco Pagani","orcid":"https://orcid.org/0000-0003-2321-6659"},"institutions":[{"id":"https://openalex.org/I162290304","display_name":"Scuola Superiore Sant'Anna","ror":"https://ror.org/025602r80","country_code":"IT","type":"education","lineage":["https://openalex.org/I162290304"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Pagani","raw_affiliation_strings":["Scuola Superiore Sant’Anna, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"Scuola Superiore Sant’Anna, Pisa, Italy","institution_ids":["https://openalex.org/I162290304"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072482410","display_name":"Alessandro Biondi","orcid":"https://orcid.org/0000-0002-6625-9336"},"institutions":[{"id":"https://openalex.org/I162290304","display_name":"Scuola Superiore Sant'Anna","ror":"https://ror.org/025602r80","country_code":"IT","type":"education","lineage":["https://openalex.org/I162290304"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Biondi","raw_affiliation_strings":["Scuola Superiore Sant’Anna, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"Scuola Superiore Sant’Anna, Pisa, Italy","institution_ids":["https://openalex.org/I162290304"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045903592","display_name":"Mauro Marinoni","orcid":"https://orcid.org/0000-0002-7041-9777"},"institutions":[{"id":"https://openalex.org/I162290304","display_name":"Scuola Superiore Sant'Anna","ror":"https://ror.org/025602r80","country_code":"IT","type":"education","lineage":["https://openalex.org/I162290304"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mauro Marinoni","raw_affiliation_strings":["Scuola Superiore Sant’Anna, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"Scuola Superiore Sant’Anna, Pisa, Italy","institution_ids":["https://openalex.org/I162290304"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024920325","display_name":"Giorgio Buttazzo","orcid":"https://orcid.org/0000-0003-4959-4017"},"institutions":[{"id":"https://openalex.org/I162290304","display_name":"Scuola Superiore Sant'Anna","ror":"https://ror.org/025602r80","country_code":"IT","type":"education","lineage":["https://openalex.org/I162290304"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giorgio Buttazzo","raw_affiliation_strings":["Scuola Superiore Sant’Anna, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"Scuola Superiore Sant’Anna, Pisa, Italy","institution_ids":["https://openalex.org/I162290304"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5000981593"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":0.997,"has_fulltext":true,"cited_by_count":7,"citation_normalized_percentile":{"value":0.77638874,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"72","issue":"1","first_page":"154","last_page":"167"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8294144868850708},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7516829967498779},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6768758893013},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6110547184944153},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4628523886203766},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4421796500682831},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4073053300380707}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8294144868850708},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7516829967498779},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6768758893013},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6110547184944153},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4628523886203766},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4421796500682831},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4073053300380707},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tc.2022.3214117","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2022.3214117","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},{"id":"pmh:oai:www.iris.sssup.it:11382/552731","is_oa":true,"landing_page_url":"https://hdl.handle.net/11382/552731","pdf_url":"https://www.iris.sssup.it/bitstream/11382/552731/2/Bounding_Memory_Access_Times_in_Multi-Accelerator_Architectures_on_FPGA_SoCs.pdf","source":{"id":"https://openalex.org/S4377196376","display_name":"CINECA IRIS Institutional Research Information System (Sant'Anna School of Advanced Studies)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I162290304","host_organization_name":"Scuola Superiore Sant'Anna","host_organization_lineage":["https://openalex.org/I162290304"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:www.iris.sssup.it:11382/552731","is_oa":true,"landing_page_url":"https://hdl.handle.net/11382/552731","pdf_url":"https://www.iris.sssup.it/bitstream/11382/552731/2/Bounding_Memory_Access_Times_in_Multi-Accelerator_Architectures_on_FPGA_SoCs.pdf","source":{"id":"https://openalex.org/S4377196376","display_name":"CINECA IRIS Institutional Research Information System (Sant'Anna School of Advanced Studies)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I162290304","host_organization_name":"Scuola Superiore Sant'Anna","host_organization_lineage":["https://openalex.org/I162290304"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4311463582.pdf","grobid_xml":"https://content.openalex.org/works/W4311463582.grobid-xml"},"referenced_works_count":26,"referenced_works":["https://openalex.org/W1973185854","https://openalex.org/W1981588964","https://openalex.org/W2036213524","https://openalex.org/W2141973605","https://openalex.org/W2165683591","https://openalex.org/W2332681365","https://openalex.org/W2511362782","https://openalex.org/W2526895648","https://openalex.org/W2565125333","https://openalex.org/W2570914145","https://openalex.org/W2612634551","https://openalex.org/W2781264042","https://openalex.org/W2897114489","https://openalex.org/W2905211690","https://openalex.org/W2964869613","https://openalex.org/W2965760992","https://openalex.org/W2997106510","https://openalex.org/W3000062206","https://openalex.org/W3034688542","https://openalex.org/W3034952793","https://openalex.org/W3037233874","https://openalex.org/W3092347650","https://openalex.org/W4253793747","https://openalex.org/W4293243640","https://openalex.org/W6766818676","https://openalex.org/W6779702991"],"related_works":["https://openalex.org/W3120961607","https://openalex.org/W3148568549","https://openalex.org/W2098207691","https://openalex.org/W1648516568","https://openalex.org/W361036515","https://openalex.org/W4211178602","https://openalex.org/W2269474412","https://openalex.org/W4386903460","https://openalex.org/W2537599394","https://openalex.org/W2433923775"],"abstract_inverted_index":{"Modern":[0],"FPGA":[1,6,36,112,145,159],"System-on-Chips":[2],"(SoCs)":[3],"embed":[4],"large":[5],"logics":[7],"capable":[8],"of":[9,72,106,126,134],"hosting":[10],"multiple":[11],"hardware":[12,15,45,88,107,128],"accelerators.":[13],"Typically,":[14],"accelerators":[16,46,108,129],"require":[17],"direct":[18],"access":[19,104],"to":[20,85,121,138,162],"the":[21,27,44,56,70,73,87,101,123,127,132,163],"shared":[22],"DRAM":[23],"memory":[24,103],"for":[25,60],"reaching":[26],"high":[28],"performance":[29],"demanded":[30],"by":[31,42,170],"modern":[32],"applications.":[33],"In":[34],"commercial":[35,111],"SoCs,":[37],"this":[38],"goal":[39],"is":[40,55],"achieved":[41],"interconnecting":[43],"on":[47,51,99,110,144,151,156],"an":[48],"interconnect":[49],"based":[50],"AMBA":[52],"AXI,":[53],"which":[54],"de-facto":[57],"industrial":[58],"standard":[59,65],"on-chip":[61],"communications.":[62],"The":[63],"AXI":[64],"provides":[66],"great":[67],"flexibility":[68,78],"in":[69],"definition":[71],"network":[74],"topology.":[75],"Nevertheless,":[76],"such":[77],"generates":[79],"a":[80,116,135],"significant":[81],"unpredictability":[82],"when":[83,92],"attempting":[84],"bound":[86,122],"accelerators\u2019":[89],"response":[90,124],"time":[91,105,125],"executing":[93],"under":[94],"contention.":[95],"This":[96],"work":[97],"focus":[98],"bounding":[100],"worst-case":[102],"deployed":[109,143],"SoCs.":[113,146],"We":[114],"propose":[115],"modeling":[117],"and":[118,130,166,169],"analysis":[119],"technique":[120],"evaluate":[131],"schedulability":[133],"system":[136],"applicable":[137],"arbitrary":[139],"AXI-based":[140],"bus":[141],"structures":[142],"Our":[147],"results":[148],"are":[149],"validated":[150],"real":[152],"execution":[153],"traces":[154],"collected":[155],"two":[157],"popular":[158],"SoCs":[160],"belonging":[161],"Xilinx":[164],"ZYNQ-7000":[165],"Zynq-Ultrascale+":[167],"families":[168],"simulated":[171],"results.":[172]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1}],"updated_date":"2026-03-11T14:59:36.786465","created_date":"2025-10-10T00:00:00"}