{"id":"https://openalex.org/W3212550658","doi":"https://doi.org/10.1109/tc.2021.3125188","title":"Bypassing Multicore Memory Bugs with Coarse-Grained Reconfigurable Logic","display_name":"Bypassing Multicore Memory Bugs with Coarse-Grained Reconfigurable Logic","publication_year":2021,"publication_date":"2021-01-01","ids":{"openalex":"https://openalex.org/W3212550658","doi":"https://doi.org/10.1109/tc.2021.3125188","mag":"3212550658"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2021.3125188","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2021.3125188","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068356978","display_name":"Doowon Lee","orcid":"https://orcid.org/0000-0001-6635-5953"},"institutions":[{"id":"https://openalex.org/I4210111179","display_name":"Michigan United","ror":"https://ror.org/0291ys696","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210111179"]},{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Doowon Lee","raw_affiliation_strings":["Computer Science and Engineering, University of Michigan, Ann Arbor, Michigan, United States, 48109 (e-mail: doowon@umich.edu)","[Computer Science and Engineering, University of Michigan, Ann Arbor, Michigan, United States, 48109 (e-mail: doowon@umich.edu)]"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, University of Michigan, Ann Arbor, Michigan, United States, 48109 (e-mail: doowon@umich.edu)","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"[Computer Science and Engineering, University of Michigan, Ann Arbor, Michigan, United States, 48109 (e-mail: doowon@umich.edu)]","institution_ids":["https://openalex.org/I27837315","https://openalex.org/I4210111179"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030335506","display_name":"Valeria Bertacco","orcid":"https://orcid.org/0000-0002-0319-3368"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]},{"id":"https://openalex.org/I4210111179","display_name":"Michigan United","ror":"https://ror.org/0291ys696","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210111179"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Valeria Bertacco","raw_affiliation_strings":["EECS, University of Michigan, Ann Arbor, Michigan, United States, (e-mail: valeria@umich.edu)","[EECS, University of Michigan, Ann Arbor, Michigan, United States, (e-mail: valeria@umich.edu)]"],"affiliations":[{"raw_affiliation_string":"EECS, University of Michigan, Ann Arbor, Michigan, United States, (e-mail: valeria@umich.edu)","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"[EECS, University of Michigan, Ann Arbor, Michigan, United States, (e-mail: valeria@umich.edu)]","institution_ids":["https://openalex.org/I27837315","https://openalex.org/I4210111179"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5068356978"],"corresponding_institution_ids":["https://openalex.org/I27837315","https://openalex.org/I4210111179"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17560745,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8341991305351257},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5737546682357788},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5565236210823059},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5524760484695435},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5043424367904663},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.4933528006076813},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4354780614376068},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4260207414627075}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8341991305351257},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5737546682357788},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5565236210823059},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5524760484695435},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5043424367904663},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.4933528006076813},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4354780614376068},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4260207414627075}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.2021.3125188","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2021.3125188","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G3128599348","display_name":null,"funder_award_id":".","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"},{"id":"https://openalex.org/G4116126265","display_name":null,"funder_award_id":".","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"}],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1510808677","https://openalex.org/W1543897857","https://openalex.org/W2046161500","https://openalex.org/W2113995939","https://openalex.org/W2117141734","https://openalex.org/W2147657366","https://openalex.org/W2156613948","https://openalex.org/W2160022761","https://openalex.org/W2169875292","https://openalex.org/W2537959404","https://openalex.org/W2908677927","https://openalex.org/W3033026647","https://openalex.org/W3082683867","https://openalex.org/W3148376842","https://openalex.org/W4238549726","https://openalex.org/W4246310005","https://openalex.org/W4255793837"],"related_works":["https://openalex.org/W2112261349","https://openalex.org/W2364494728","https://openalex.org/W2015954256","https://openalex.org/W1574021171","https://openalex.org/W2031043969","https://openalex.org/W2353897323","https://openalex.org/W2187267005","https://openalex.org/W1834141184","https://openalex.org/W2905819129","https://openalex.org/W1847854056"],"abstract_inverted_index":{"Multicore":[0],"systems":[1],"deploy":[2],"sophisticated":[3],"memory":[4,8,33],"hierarchies":[5],"to":[6,49,68,97,144,152,155,191],"improve":[7],"operations'":[9],"throughput":[10],"and":[11,20,83,90,163],"latency,":[12],"by":[13,87],"exploiting":[14],"multiple":[15,127],"levels":[16],"of":[17,31,37,132],"cache":[18],"hierarchy":[19],"several":[21],"complex":[22],"memory-access":[23],"instructions.":[24],"As":[25],"a":[26,63,99,135,145,170],"result,":[27],"the":[28,32,38,43,54,111,115,178],"functional":[29],"verification":[30],"subsystem":[34],"is":[35],"one":[36],"most":[39],"challenging":[40],"tasks":[41],"in":[42,197],"overall":[44],"system":[45],"design":[46,74,98],"effort,":[47],"leading":[48],"many":[50],"bugs":[51,86],"escaping":[52],"into":[53],"released":[55],"product.":[56],"In":[57],"this":[58,121],"work":[59],"we":[60,76,119],"propose":[61],"MemPatch,":[62,75],"novel":[64],"reconfigurable":[65,101],"hardware":[66,125],"solution":[67],"bypass":[69],"such":[70],"escaped":[71],"bugs.":[72],"To":[73],"first":[77],"analyzed":[78],"publicly":[79],"available":[80],"errata":[81],"documents":[82],"classified":[84],"memory-related":[85],"root":[88],"cause":[89],"symptoms.":[91],"We":[92],"then":[93],"leveraged":[94],"that":[95,108,177],"learning":[96],"specialized,":[100],"detection":[102,122],"fabric,":[103],"implementing":[104],"finite":[105],"state":[106],"machines":[107],"can":[109],"model":[110],"bug-triggering":[112],"events":[113],"at":[114],"microarchitectural":[116],"level.":[117],"Finally":[118],"complemented":[120],"logic":[123],"with":[124,141],"offering":[126],"bug-bypassing":[128],"options.":[129],"Our":[130],"evaluation":[131],"MemPatch":[133,159],"mapped":[134],"multicore":[136],"RISC-V":[137],"out-of-order":[138],"processor,":[139],"augmented":[140],"our":[142],"logic,":[143],"Xilinx":[146],"ZCU102":[147],"FPGA":[148],"board.":[149],"When":[150],"configured":[151],"detect":[153],"up":[154],"32":[156],"distinct":[157],"bugs,":[158],"entails":[160],"7.6%":[161],"area":[162,179],"7.3%":[164],"power":[165],"overheads.":[166],"An":[167],"estimate":[168],"on":[169],"commercial":[171],"ARM":[172],"Cortex-A57":[173],"processor":[174],"target":[175],"indicates":[176],"overhead":[180],"would":[181],"be":[182,192],"much":[183],"lower,":[184],"1.0%.":[185],"The":[186],"performance":[187],"impact":[188],"was":[189],"found":[190],"no":[193],"more":[194],"than":[195],"1%":[196],"all":[198],"cases.":[199]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}