{"id":"https://openalex.org/W3085021637","doi":"https://doi.org/10.1109/tc.2021.3107726","title":"An Open-Source Platform for High-Performance Non-Coherent On-Chip Communication","display_name":"An Open-Source Platform for High-Performance Non-Coherent On-Chip Communication","publication_year":2021,"publication_date":"2021-01-01","ids":{"openalex":"https://openalex.org/W3085021637","doi":"https://doi.org/10.1109/tc.2021.3107726","mag":"3085021637"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2021.3107726","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2021.3107726","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"preprint","indexed_in":["crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://export.arxiv.org/pdf/2009.05334","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051253991","display_name":"Andreas Kurth","orcid":"https://orcid.org/0000-0001-5613-9544"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andreas Kurth","raw_affiliation_strings":["Integrated Systems Laboratory,ETH Zrich,27219 Zurich,Zurich,Switzerland,8092 (e-mail: akurth@iis.ee.ethz.ch)","[Integrated Systems Laboratory,ETH Zrich,27219 Zurich,Zurich,Switzerland,8092 (e-mail: akurth@iis.ee.ethz.ch)]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory,ETH Zrich,27219 Zurich,Zurich,Switzerland,8092 (e-mail: akurth@iis.ee.ethz.ch)","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"[Integrated Systems Laboratory,ETH Zrich,27219 Zurich,Zurich,Switzerland,8092 (e-mail: akurth@iis.ee.ethz.ch)]","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037225347","display_name":"Wolfgang R\u00f6nninger","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Wolfgang Ronninger","raw_affiliation_strings":["Integrated Systems Laboratory,ETH Zrich,27219 Zurich,ZH,Switzerland,(e-mail: wroennin@iis.ee.ethz.ch)","[Integrated Systems Laboratory,ETH Zrich,27219 Zurich,ZH,Switzerland,(e-mail: wroennin@iis.ee.ethz.ch)]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory,ETH Zrich,27219 Zurich,ZH,Switzerland,(e-mail: wroennin@iis.ee.ethz.ch)","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"[Integrated Systems Laboratory,ETH Zrich,27219 Zurich,ZH,Switzerland,(e-mail: wroennin@iis.ee.ethz.ch)]","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038724044","display_name":"Thomas Benz","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Thomas Benz","raw_affiliation_strings":["Integrated Systems Laboratory,ETH Zrich,27219 Zurich,ZH,Switzerland,(e-mail: tbenz@iis.ee.ethz.ch)","[Integrated Systems Laboratory,ETH Zrich,27219 Zurich,ZH,Switzerland,(e-mail: tbenz@iis.ee.ethz.ch)]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory,ETH Zrich,27219 Zurich,ZH,Switzerland,(e-mail: tbenz@iis.ee.ethz.ch)","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"[Integrated Systems Laboratory,ETH Zrich,27219 Zurich,ZH,Switzerland,(e-mail: tbenz@iis.ee.ethz.ch)]","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003158529","display_name":"Matheus Cavalcante","orcid":"https://orcid.org/0000-0001-9199-1708"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Matheus Cavalcante","raw_affiliation_strings":["Integrated Systems Laboratory,ETH Zrich,27219 Zurich,ZH,Switzerland,(e-mail: matheus.cavalcante@iis.ee.ethz.ch)","[Integrated Systems Laboratory,ETH Zrich,27219 Zurich,ZH,Switzerland,(e-mail: matheus.cavalcante@iis.ee.ethz.ch)]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory,ETH Zrich,27219 Zurich,ZH,Switzerland,(e-mail: matheus.cavalcante@iis.ee.ethz.ch)","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"[Integrated Systems Laboratory,ETH Zrich,27219 Zurich,ZH,Switzerland,(e-mail: matheus.cavalcante@iis.ee.ethz.ch)]","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024145677","display_name":"Fabian Schuiki","orcid":"https://orcid.org/0000-0002-9923-5031"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Fabian Schuiki","raw_affiliation_strings":["Integrated Systems Laboratory,ETH Zrich,27219 Zurich,Zrich,Switzerland,(e-mail: fschuiki@iis.ee.ethz.ch)","[Integrated Systems Laboratory,ETH Zrich,27219 Zurich,Zrich,Switzerland,(e-mail: fschuiki@iis.ee.ethz.ch)]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory,ETH Zrich,27219 Zurich,Zrich,Switzerland,(e-mail: fschuiki@iis.ee.ethz.ch)","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"[Integrated Systems Laboratory,ETH Zrich,27219 Zurich,Zrich,Switzerland,(e-mail: fschuiki@iis.ee.ethz.ch)]","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058655278","display_name":"Florian Zaruba","orcid":"https://orcid.org/0000-0002-8194-6521"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Florian Zaruba","raw_affiliation_strings":["Integrated Systems Laboratory,ETH Zrich,27219 Zurich,Zrich,Switzerland,(e-mail: zarubaf@iis.ee.ethz.ch)","[Integrated Systems Laboratory,ETH Zrich,27219 Zurich,Zrich,Switzerland,(e-mail: zarubaf@iis.ee.ethz.ch)]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory,ETH Zrich,27219 Zurich,Zrich,Switzerland,(e-mail: zarubaf@iis.ee.ethz.ch)","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"[Integrated Systems Laboratory,ETH Zrich,27219 Zurich,Zrich,Switzerland,(e-mail: zarubaf@iis.ee.ethz.ch)]","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["DEIS,Universita di Bologna,9296 Bologna,Emilia-Romagna,Italy,(e-mail: luca.benini@unibo.it)","[DEIS,Universita di Bologna,9296 Bologna,Emilia-Romagna,Italy,(e-mail: luca.benini@unibo.it)]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DEIS,Universita di Bologna,9296 Bologna,Emilia-Romagna,Italy,(e-mail: luca.benini@unibo.it)","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"[DEIS,Universita di Bologna,9296 Bologna,Emilia-Romagna,Italy,(e-mail: luca.benini@unibo.it)]","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2827,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.80301813,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6938610076904297},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6518062353134155},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.6425290703773499},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.5857654213905334},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5446363091468811},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.510202169418335},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5095889568328857},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4998342990875244},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.49809980392456055},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.4945163428783417},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4217018187046051},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4168161153793335},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2754021883010864},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.25156673789024353},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.24418503046035767},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.23669540882110596},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.18800538778305054},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14764109253883362},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.13602733612060547}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6938610076904297},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6518062353134155},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.6425290703773499},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.5857654213905334},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5446363091468811},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.510202169418335},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5095889568328857},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4998342990875244},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.49809980392456055},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4945163428783417},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4217018187046051},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4168161153793335},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2754021883010864},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.25156673789024353},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.24418503046035767},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.23669540882110596},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.18800538778305054},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14764109253883362},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.13602733612060547}],"mesh":[],"locations_count":6,"locations":[{"id":"doi:10.1109/tc.2021.3107726","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2021.3107726","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},{"id":"mag:3085021637","is_oa":true,"landing_page_url":"http://export.arxiv.org/pdf/2009.05334","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"arXiv (Cornell University)","raw_type":null},{"id":"pmh:oai:cris.unibo.it:11585/904635","is_oa":false,"landing_page_url":"https://hdl.handle.net/11585/904635","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:www.research-collection.ethz.ch:20.500.11850/522907","is_oa":true,"landing_page_url":"http://hdl.handle.net/20.500.11850/522907","pdf_url":null,"source":{"id":"https://openalex.org/S4306402302","display_name":"Repository for Publications and Research Data (ETH Zurich)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I35440088","host_organization_name":"ETH Zurich","host_organization_lineage":["https://openalex.org/I35440088"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Computers, 71 (8)","raw_type":"info:eu-repo/semantics/acceptedVersion"},{"id":"doi:10.48550/arxiv.2009.05334","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2009.05334","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article-journal"},{"id":"doi:10.3929/ethz-b-000522907","is_oa":true,"landing_page_url":"https://doi.org/10.3929/ethz-b-000522907","pdf_url":null,"source":{"id":"https://openalex.org/S7407051236","display_name":"ETH Z\u00fcrich Research Collection","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article-journal"}],"best_oa_location":{"id":"mag:3085021637","is_oa":true,"landing_page_url":"http://export.arxiv.org/pdf/2009.05334","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"arXiv (Cornell University)","raw_type":null},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6499999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W360920573","https://openalex.org/W387539198","https://openalex.org/W1501077214","https://openalex.org/W1559789667","https://openalex.org/W1595370658","https://openalex.org/W1997188504","https://openalex.org/W2061812384","https://openalex.org/W2096193215","https://openalex.org/W2126647846","https://openalex.org/W2133729606","https://openalex.org/W2146330566","https://openalex.org/W2152099665","https://openalex.org/W2161647658","https://openalex.org/W2169625571","https://openalex.org/W2294580796","https://openalex.org/W2333603443","https://openalex.org/W2413263386","https://openalex.org/W2460231784","https://openalex.org/W2613391629","https://openalex.org/W2700369620","https://openalex.org/W2798598799","https://openalex.org/W2897519942","https://openalex.org/W2898566692","https://openalex.org/W2899391615","https://openalex.org/W2900224194","https://openalex.org/W2908066294","https://openalex.org/W3002723160","https://openalex.org/W3029622172","https://openalex.org/W3085277063","https://openalex.org/W3094210834","https://openalex.org/W3112773671","https://openalex.org/W4210984760","https://openalex.org/W4211210418","https://openalex.org/W4230258908","https://openalex.org/W4234792749","https://openalex.org/W4234924654"],"related_works":["https://openalex.org/W3196886152","https://openalex.org/W2020018359","https://openalex.org/W2090085225","https://openalex.org/W2887331983","https://openalex.org/W1997737117","https://openalex.org/W2514528887","https://openalex.org/W1501684432","https://openalex.org/W2052759439","https://openalex.org/W2087054398","https://openalex.org/W2163891245","https://openalex.org/W157923065","https://openalex.org/W318314540","https://openalex.org/W2182496662","https://openalex.org/W2036025788","https://openalex.org/W2156475585","https://openalex.org/W2039813634","https://openalex.org/W2965267251","https://openalex.org/W3013692244","https://openalex.org/W2142017332","https://openalex.org/W1995006672"],"abstract_inverted_index":{"On-chip":[0],"communication":[1,71,123,151],"infrastructure":[2],"is":[3],"a":[4,58,68,91,145,158],"central":[5],"component":[6],"of":[7,19,22,33,48,101,139],"modern":[8],"systems-on-chip":[9],"(SoCs),and":[10],"it":[11],"continues":[12],"to":[13,30,77,90,111,154],"gain":[14],"importance":[15],"as":[16],"the":[17,24,46],"number":[18],"cores,the":[20],"heterogeneity":[21],"components,and":[23],"on-chip":[25,36,70,122],"and":[26,51,79,85,88,98,104,116,133,143],"off-chip":[27],"bandwidth":[28,84,163],"continue":[29],"grow.":[31],"Decades":[32],"research":[34,62],"on":[35,157],"networks":[37],"enabled":[38],"cache-coherent":[39],"shared-memory":[40],"multiprocessors.":[41],"However,communication":[42],"fabrics":[43,124],"that":[44,106],"meet":[45],"needs":[47],"heterogeneous":[49],"many-cores":[50],"accelerator-rich":[52],"SoCs,which":[53],"are":[54],"not,or":[55],"only":[56,126,165],"partially,coherent,are":[57],"much":[59],"less":[60],"mature":[61],"area.":[63],"In":[64],"this":[65],"work,we":[66],"present":[67],"modular,topology-agnostic,high-performance":[69],"platform.":[72],"The":[73],"platform":[74],"includes":[75],"components":[76],"build":[78,112],"link":[80],"subnetworks":[81],"with":[82,136],"customizable":[83],"concurrency":[86],"properties":[87],"adheres":[89],"state-of-the-art,industry-standard":[92],"protocol.":[93],"We":[94,141],"discuss":[95],"microarchitectural":[96],"trade-offs":[97],"timing/area":[99],"characteristics":[100],"our":[102,150],"modules":[103],"show":[105],"they":[107],"can":[108],"be":[109],"composed":[110],"high-bandwidth":[113],"(e.g.,2.5":[114],"GHz":[115],"1024":[117,155],"bit":[118],"data":[119],"width)":[120],"end-to-end":[121],"(not":[125],"network":[127],"switches":[128],"but":[129],"also":[130],"DMA":[131],"engines":[132],"memory":[134],"controllers)":[135],"high":[137],"degrees":[138],"concurrency.":[140],"design":[142],"implement":[144],"state-of-the-art":[146],"ML":[147],"training":[148],"accelerator,where":[149],"fabric":[152],"scales":[153],"cores":[156],"die,providing":[159],"32":[160],"TB/s":[161],"cross-sectional":[162],"at":[164],"24":[166],"ns":[167],"round-trip":[168],"latency":[169],"between":[170],"any":[171],"two":[172],"cores.":[173]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}