{"id":"https://openalex.org/W3137662336","doi":"https://doi.org/10.1109/tc.2021.3066466","title":"Efficient Memory Arbitration in High-Level Synthesis From Multi-Threaded Code","display_name":"Efficient Memory Arbitration in High-Level Synthesis From Multi-Threaded Code","publication_year":2021,"publication_date":"2021-03-17","ids":{"openalex":"https://openalex.org/W3137662336","doi":"https://doi.org/10.1109/tc.2021.3066466","mag":"3137662336"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2021.3066466","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2021.3066466","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://cronfa.swan.ac.uk/Record/cronfa56451/Download/56451__19590__b98976cce3e742f28f31716234b1d45c.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060302344","display_name":"Jianyi Cheng","orcid":"https://orcid.org/0000-0003-2791-2555"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Jianyi Cheng","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, U.K"],"raw_orcid":"https://orcid.org/0000-0003-2791-2555","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, U.K","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030827011","display_name":"Shane Fleming","orcid":"https://orcid.org/0000-0002-3224-278X"},"institutions":[{"id":"https://openalex.org/I39586589","display_name":"Swansea University","ror":"https://ror.org/053fq8t95","country_code":"GB","type":"education","lineage":["https://openalex.org/I39586589"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Shane T. Fleming","raw_affiliation_strings":["Department of Computer Science, Swansea University, Swansea, U.K"],"raw_orcid":"https://orcid.org/0000-0002-3224-278X","affiliations":[{"raw_affiliation_string":"Department of Computer Science, Swansea University, Swansea, U.K","institution_ids":["https://openalex.org/I39586589"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111816519","display_name":"Yu Ting Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yu Ting Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102812429","display_name":"Jason H. Anderson","orcid":"https://orcid.org/0000-0001-9083-6853"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jason Anderson","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002846450","display_name":"John Wickerson","orcid":"https://orcid.org/0000-0001-6735-5533"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"John Wickerson","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, U.K"],"raw_orcid":"https://orcid.org/0000-0001-6735-5533","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, U.K","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029829952","display_name":"George A. Constantinides","orcid":"https://orcid.org/0000-0002-0201-310X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"George A. Constantinides","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, U.K"],"raw_orcid":"https://orcid.org/0000-0002-0201-310X","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, U.K","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5887,"has_fulltext":true,"cited_by_count":9,"citation_normalized_percentile":{"value":0.81516664,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"71","issue":"4","first_page":"933","last_page":"946"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8773491382598877},{"id":"https://openalex.org/keywords/satisfiability-modulo-theories","display_name":"Satisfiability modulo theories","score":0.603148877620697},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5855805277824402},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.534896731376648},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.5121219158172607},{"id":"https://openalex.org/keywords/memory-model","display_name":"Memory model","score":0.4598053991794586},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.45662084221839905},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.44463682174682617},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35822588205337524},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2711186408996582},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.24485164880752563}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8773491382598877},{"id":"https://openalex.org/C164155591","wikidata":"https://www.wikidata.org/wiki/Q2067766","display_name":"Satisfiability modulo theories","level":2,"score":0.603148877620697},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5855805277824402},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.534896731376648},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.5121219158172607},{"id":"https://openalex.org/C12186640","wikidata":"https://www.wikidata.org/wiki/Q6815743","display_name":"Memory model","level":3,"score":0.4598053991794586},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.45662084221839905},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.44463682174682617},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35822588205337524},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2711186408996582},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.24485164880752563}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tc.2021.3066466","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2021.3066466","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},{"id":"pmh:oai:cronfa.swan.ac.uk:cronfa56451","is_oa":true,"landing_page_url":"https://cronfa.swan.ac.uk/Record/cronfa56451","pdf_url":"https://cronfa.swan.ac.uk/Record/cronfa56451/Download/56451__19590__b98976cce3e742f28f31716234b1d45c.pdf","source":{"id":"https://openalex.org/S4306401612","display_name":"Cronfa (Swansea University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I39586589","host_organization_name":"Swansea University","host_organization_lineage":["https://openalex.org/I39586589"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Journal article"},{"id":"pmh:oai:spiral.imperial.ac.uk:10044/1/87619","is_oa":false,"landing_page_url":"http://hdl.handle.net/10044/1/87619","pdf_url":null,"source":{"id":"https://openalex.org/S4306401396","display_name":"Spiral (Imperial College London)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I47508984","host_organization_name":"Imperial College London","host_organization_lineage":["https://openalex.org/I47508984"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"946","raw_type":"Journal Article"}],"best_oa_location":{"id":"pmh:oai:cronfa.swan.ac.uk:cronfa56451","is_oa":true,"landing_page_url":"https://cronfa.swan.ac.uk/Record/cronfa56451","pdf_url":"https://cronfa.swan.ac.uk/Record/cronfa56451/Download/56451__19590__b98976cce3e742f28f31716234b1d45c.pdf","source":{"id":"https://openalex.org/S4306401612","display_name":"Cronfa (Swansea University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I39586589","host_organization_name":"Swansea University","host_organization_lineage":["https://openalex.org/I39586589"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Journal article"},"sustainable_development_goals":[{"score":0.699999988079071,"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16"}],"awards":[{"id":"https://openalex.org/G1641431731","display_name":null,"funder_award_id":"EP/R006865/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G2784140359","display_name":"Application Customisation: Enhancing Design Quality and Developer Productivity","funder_award_id":"EP/P010040/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G6480646621","display_name":"Interface reasoning for interacting systems (IRIS).","funder_award_id":"EP/R006865/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G774180880","display_name":null,"funder_award_id":"EP/P010040/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320320005","display_name":"Royal Academy of Engineering","ror":"https://ror.org/0526snb40"},{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3137662336.pdf","grobid_xml":"https://content.openalex.org/works/W3137662336.grobid-xml"},"referenced_works_count":25,"referenced_works":["https://openalex.org/W1606177908","https://openalex.org/W1970032753","https://openalex.org/W2000031176","https://openalex.org/W2005022399","https://openalex.org/W2039974221","https://openalex.org/W2098925700","https://openalex.org/W2110908283","https://openalex.org/W2171318521","https://openalex.org/W2469322671","https://openalex.org/W2491721896","https://openalex.org/W2584219348","https://openalex.org/W2726379355","https://openalex.org/W2742200817","https://openalex.org/W2762612081","https://openalex.org/W2788211964","https://openalex.org/W2792647449","https://openalex.org/W2890949959","https://openalex.org/W2915244343","https://openalex.org/W4246166885","https://openalex.org/W4249647998","https://openalex.org/W4393825794","https://openalex.org/W6628466271","https://openalex.org/W6656048773","https://openalex.org/W6712669458","https://openalex.org/W6803033390"],"related_works":["https://openalex.org/W3008339103","https://openalex.org/W2404647514","https://openalex.org/W1667647204","https://openalex.org/W4247536566","https://openalex.org/W2246674664","https://openalex.org/W2896400991","https://openalex.org/W3208525900","https://openalex.org/W2188013756","https://openalex.org/W1896082546","https://openalex.org/W2805904889"],"abstract_inverted_index":{"High-level":[0],"synthesis":[1],"(HLS)":[2],"is":[3,51],"an":[4,67],"increasingly":[5],"popular":[6],"method":[7],"for":[8],"generating":[9],"hardware":[10,237],"from":[11],"a":[12,16,36,45,105,157,197],"description":[13],"written":[14],"in":[15,30,186,236],"software":[17],"language":[18],"like":[19],"C/C++.":[20],"Traditionally,":[21],"HLS":[22,49,194],"tools":[23,50],"have":[24,205],"operated":[25],"on":[26,66,147],"sequential":[27],"code,":[28],"however":[29],"recent":[31],"years":[32],"there":[33],"has":[34],"been":[35],"drive":[37],"to":[38,53,60,81,84,124,223,232],"synthesise":[39],"multi-threaded":[40],"code.":[41],"In":[42,100],"this":[43,101,122,137],"context,":[44],"major":[46],"challenge":[47],"facing":[48],"how":[52,136],"automatically":[54],"partition":[55],"memory":[56,72,98,112,174],"among":[57],"parallel":[58],"threads":[59,94],"fully":[61],"exploit":[62],"the":[63,129,143,192,224,233],"bandwidth":[64],"available":[65],"FPGA":[68],"device":[69],"and":[70,120,155,177,188,216],"minimise":[71],"contention.":[73],"Existing":[74],"partitioning":[75],"approaches":[76],"require":[77],"inefficient":[78],"arbitration":[79],"circuitry":[80],"serialise":[82],"accesses":[83],"each":[85],"bank":[86],"because":[87],"they":[88],"make":[89],"conservative":[90],"assumptions":[91],"about":[92],"which":[93,97],"might":[95],"access":[96,175],"banks.":[99],"article,":[102],"we":[103],"design":[104],"static":[106],"analysis":[107,123,138],"that":[108,207],"can":[109,139,209],"prove":[110],"certain":[111,118],"banks":[113],"are":[114],"only":[115],"accessed":[116],"by":[117],"threads,":[119],"use":[121],"simplify":[125],"or":[126],"even":[127],"remove":[128],"arbiters":[130],"while":[131],"preserving":[132],"correctness.":[133],"We":[134,182],"show":[135],"be":[140],"implemented":[141],"using":[142,161],"Microsoft":[144],"Boogie":[145],"verifier":[146],"top":[148],"of":[149,199,214,220],"satisfiability":[150],"modulo":[151],"theories":[152],"(SMT)":[153],"solver,":[154],"propose":[156],"tool":[158],"named":[159],"EASY":[160,208],"automatic":[162],"formal":[163],"verification.":[164],"Our":[165],"work":[166],"supports":[167],"arbitrary":[168],"input":[169],"code":[170],"with":[171,226],"any":[172],"irregular":[173],"patterns":[176],"indirect":[178],"array":[179],"addressing":[180],"forms.":[181],"implement":[183],"our":[184,203],"approach":[185],"LLVM":[187],"integrate":[189],"it":[190],"into":[191],"LegUp":[193],"tool.":[195],"For":[196],"set":[198],"typical":[200],"application":[201],"benchmarks":[202],"results":[204],"shown":[206],"achieve":[210],"0.13\u00d7":[211],"(avg.":[212,218],"0.43\u00d7)":[213],"area":[215],"1.64\u00d7":[217],"1.28\u00d7)":[219],"performance":[221],"compared":[222],"baseline,":[225],"little":[227],"additional":[228],"compilation":[229],"time":[230,235],"relative":[231],"long":[234],"synthesis.":[238]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}