{"id":"https://openalex.org/W3092823944","doi":"https://doi.org/10.1109/tc.2020.3029615","title":"Improving the Performance of Block-based DRAM Caches Via Tag-Data Decoupling","display_name":"Improving the Performance of Block-based DRAM Caches Via Tag-Data Decoupling","publication_year":2020,"publication_date":"2020-10-12","ids":{"openalex":"https://openalex.org/W3092823944","doi":"https://doi.org/10.1109/tc.2020.3029615","mag":"3092823944"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2020.3029615","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2020.3029615","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070038996","display_name":"Fazal Hameed","orcid":"https://orcid.org/0000-0002-2763-8755"},"institutions":[{"id":"https://openalex.org/I197827452","display_name":"Institute of Space Technology","ror":"https://ror.org/01tmmzv45","country_code":"PK","type":"education","lineage":["https://openalex.org/I197827452"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Fazal Hameed","raw_affiliation_strings":["Department of Electrical Engineering, Institute of Space Technology, Islamabad, Pakistan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Institute of Space Technology, Islamabad, Pakistan","institution_ids":["https://openalex.org/I197827452"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090070224","display_name":"Asif Ali Khan","orcid":"https://orcid.org/0000-0002-5130-9855"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Asif Ali Khan","raw_affiliation_strings":["Chair for Compiler Construction, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":"https://orcid.org/0000-0002-5130-9855","affiliations":[{"raw_affiliation_string":"Chair for Compiler Construction, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030115692","display_name":"Jer\u00f3nimo Castrill\u00f3n","orcid":"https://orcid.org/0000-0002-5007-445X"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jeronimo Castrillon","raw_affiliation_strings":["Chair for Compiler Construction, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":"https://orcid.org/0000-0002-5007-445X","affiliations":[{"raw_affiliation_string":"Chair for Compiler Construction, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2274,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.49298686,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"70","issue":"11","first_page":"1914","last_page":"1927"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.860967755317688},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7205883264541626},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.6978142857551575},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6020325422286987},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5136508345603943},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4735240936279297},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43713468313217163},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35900723934173584},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.32798057794570923},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.0928102433681488}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.860967755317688},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7205883264541626},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.6978142857551575},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6020325422286987},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5136508345603943},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4735240936279297},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43713468313217163},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35900723934173584},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.32798057794570923},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0928102433681488},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.2020.3029615","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2020.3029615","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1994717635","https://openalex.org/W1995287338","https://openalex.org/W2036403064","https://openalex.org/W2036853599","https://openalex.org/W2048588974","https://openalex.org/W2058752853","https://openalex.org/W2068563131","https://openalex.org/W2074113453","https://openalex.org/W2075293780","https://openalex.org/W2082375193","https://openalex.org/W2088347047","https://openalex.org/W2101791918","https://openalex.org/W2106754364","https://openalex.org/W2107304970","https://openalex.org/W2115172404","https://openalex.org/W2120829734","https://openalex.org/W2148797773","https://openalex.org/W2152933730","https://openalex.org/W2159222581","https://openalex.org/W2160996172","https://openalex.org/W2167414164","https://openalex.org/W2169865228","https://openalex.org/W2204664557","https://openalex.org/W2216509856","https://openalex.org/W2310466831","https://openalex.org/W2407820757","https://openalex.org/W2471077310","https://openalex.org/W2554180852","https://openalex.org/W2606571143","https://openalex.org/W2613079001","https://openalex.org/W2798947754","https://openalex.org/W2883338591","https://openalex.org/W2911012662","https://openalex.org/W2912837441","https://openalex.org/W4232453610","https://openalex.org/W4245045245","https://openalex.org/W4247823503","https://openalex.org/W6720284283"],"related_works":["https://openalex.org/W1976244802","https://openalex.org/W4293430534","https://openalex.org/W2335743642","https://openalex.org/W4297812927","https://openalex.org/W2800412005","https://openalex.org/W2122646225","https://openalex.org/W2800626838","https://openalex.org/W2154976966","https://openalex.org/W2542815272","https://openalex.org/W3140615508"],"abstract_inverted_index":{"In-package":[0],"DRAM-based":[1],"Last-Level-Caches":[2],"(LLCs)":[3],"that":[4,105,197,217],"cache":[5,87,148],"data":[6,109,140,183],"in":[7,27,44,65,113,120],"small":[8],"chunks":[9],"(i.e.,":[10,34],"blocks)":[11],"are":[12,128],"promising":[13],"for":[14,76,84,142],"improving":[15],"system":[16,223],"performance":[17,224],"due":[18,56],"to":[19,57,150,155,229,240],"their":[20],"efficient":[21],"main":[22],"memory":[23],"bandwidth":[24,209],"utilization.":[25],"However,":[26],"these":[28],"high-capacity":[29],"DRAM":[30,66,102,123,153,169,193],"caches,":[31],"managing":[32],"metadata":[33],"tags)":[35],"at":[36],"low":[37],"cost":[38],"is":[39,54,82],"challenging.":[40],"Storing":[41,62],"the":[42,47,63,68,92,118,126,133,139,151,162,178],"tags":[43,64,119,127],"SRAM":[45],"has":[46],"advantage":[48],"of":[49,166,180],"quick":[50],"tag":[51,73,107,163,174,181],"access":[52],"but":[53,71,205],"impractical":[55],"a":[58,100,121,191,230],"large":[59],"area":[60,69,93,143],"overhead.":[61],"reduces":[67,207],"overhead":[70,96],"incurs":[72],"serialization":[74,164],"latency":[75,95,165,179],"an":[77,241],"associative":[78,168,243],"LLC":[79,103,188,202,221,233,244],"design,":[80],"which":[81,176],"inevitable":[83],"achieving":[85],"high":[86],"hit":[88],"rate.":[89],"To":[90],"address":[91],"and":[94,108,145,182,235],"problem,":[97],"we":[98,137],"propose":[99],"block-based":[101],"design":[104,116,160,234],"decouples":[106],"into":[110],"two":[111],"regions":[112],"DRAM.":[114],"Our":[115,159,211],"stores":[117],"latency-optimized":[122],"region":[124,141],"as":[125],"accessed":[129],"more":[130],"often":[131],"than":[132],"data.":[134],"In":[135],"contrast,":[136],"optimize":[138],"efficiency":[144],"map":[146],"spatially-adjacent":[147],"blocks":[149],"same":[152],"row":[154],"exploit":[156],"spatial":[157],"locality.":[158],"mitigates":[161],"existing":[167,242],"LLCs":[170],"via":[171,190],"selective":[172],"in-DRAM":[173],"comparison,":[175],"overlaps":[177],"accesses.":[184],"This":[185],"efficiently":[186],"enables":[187],"bypassing":[189],"novel":[192],"Absence":[194],"Table":[195],"(DAT)":[196],"not":[198],"only":[199],"provides":[200],"fast":[201],"miss":[203],"detection":[204],"also":[206],"in-package":[208],"requirements.":[210],"evaluation":[212],"using":[213],"SPEC2006":[214],"benchmarks":[215],"shows":[216],"our":[218],"tag-data":[219],"decoupled":[220],"improves":[222],"by":[225,236],"11.7":[226],"percent":[227,238],"compared":[228,239],"state-of-the-art":[231],"direct-mapped":[232],"7.2":[237],"design.":[245]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}