{"id":"https://openalex.org/W2999459628","doi":"https://doi.org/10.1109/tc.2020.2964254","title":"Joint Management of CPU and NVDIMM for Breaking Down the Great Memory Wall","display_name":"Joint Management of CPU and NVDIMM for Breaking Down the Great Memory Wall","publication_year":2020,"publication_date":"2020-01-07","ids":{"openalex":"https://openalex.org/W2999459628","doi":"https://doi.org/10.1109/tc.2020.2964254","mag":"2999459628"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2020.2964254","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2020.2964254","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064046587","display_name":"Chun-Feng Wu","orcid":"https://orcid.org/0000-0002-6367-0517"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chun-Feng Wu","raw_affiliation_strings":["Department of Computer Secience and Information Engineering, National Taiwan University, Taipei, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-6367-0517","affiliations":[{"raw_affiliation_string":"Department of Computer Secience and Information Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073534245","display_name":"Yuan-Hao Chang","orcid":"https://orcid.org/0000-0002-1282-2111"},"institutions":[{"id":"https://openalex.org/I4210098366","display_name":"Institute of Information Science, Academia Sinica","ror":"https://ror.org/00z83z196","country_code":"TW","type":"facility","lineage":["https://openalex.org/I4210098366","https://openalex.org/I84653119"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yuan-Hao Chang","raw_affiliation_strings":["Institute of Information Science, Academia Sinica, Taipei, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-1282-2111","affiliations":[{"raw_affiliation_string":"Institute of Information Science, Academia Sinica, Taipei, Taiwan","institution_ids":["https://openalex.org/I4210098366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102930563","display_name":"Ming-Chang Yang","orcid":"https://orcid.org/0000-0002-4029-757X"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Ming-Chang Yang","raw_affiliation_strings":["Department of Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong"],"raw_orcid":"https://orcid.org/0000-0002-4029-757X","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056407308","display_name":"Tei\u2010Wei Kuo","orcid":"https://orcid.org/0000-0003-1974-0394"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]},{"id":"https://openalex.org/I168719708","display_name":"City University of Hong Kong","ror":"https://ror.org/03q8dnn23","country_code":"HK","type":"education","lineage":["https://openalex.org/I168719708"]}],"countries":["HK","TW"],"is_corresponding":false,"raw_author_name":"Tei-Wei Kuo","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan","Department of Computer Science, College of Engineering, City University of Hong Kong, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Department of Computer Science, College of Engineering, City University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I168719708"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.4729,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.89489767,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"69","issue":"5","first_page":"722","last_page":"733"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7907679080963135},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.7316942811012268},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.7316645383834839},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.7126126289367676},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.6782549619674683},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.6493152379989624},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5733100771903992},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.5270692706108093},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.5074047446250916},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.4970281422138214},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.4739037752151489},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.469096302986145},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4406481385231018},{"id":"https://openalex.org/keywords/address-space","display_name":"Address space","score":0.44030052423477173},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.43626198172569275},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.4315168261528015},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.42314326763153076},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.4132026731967926},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41085922718048096},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30714163184165955}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7907679080963135},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.7316942811012268},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.7316645383834839},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.7126126289367676},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.6782549619674683},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.6493152379989624},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5733100771903992},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.5270692706108093},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.5074047446250916},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.4970281422138214},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.4739037752151489},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.469096302986145},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4406481385231018},{"id":"https://openalex.org/C144240696","wikidata":"https://www.wikidata.org/wiki/Q367204","display_name":"Address space","level":2,"score":0.44030052423477173},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.43626198172569275},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.4315168261528015},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.42314326763153076},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.4132026731967926},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41085922718048096},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30714163184165955}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.2020.2964254","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2020.2964254","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1998689687","display_name":null,"funder_award_id":"108-2221-E-002-062-MY3","funder_id":"https://openalex.org/F4320322030","funder_display_name":"Ministry of Science, ICT and Future Planning"},{"id":"https://openalex.org/G2816368491","display_name":null,"funder_award_id":"106-2221-E-002-037-MY3","funder_id":"https://openalex.org/F4320322030","funder_display_name":"Ministry of Science, ICT and Future Planning"},{"id":"https://openalex.org/G3178522141","display_name":null,"funder_award_id":"108-2221-E-001-004-MY3","funder_id":"https://openalex.org/F4320322030","funder_display_name":"Ministry of Science, ICT and Future Planning"},{"id":"https://openalex.org/G5235098744","display_name":null,"funder_award_id":"107-2923-E-001-001-MY3","funder_id":"https://openalex.org/F4320322030","funder_display_name":"Ministry of Science, ICT and Future Planning"},{"id":"https://openalex.org/G6096940487","display_name":null,"funder_award_id":"108-2218-E-002-048","funder_id":"https://openalex.org/F4320322030","funder_display_name":"Ministry of Science, ICT and Future Planning"},{"id":"https://openalex.org/G766949118","display_name":null,"funder_award_id":"108-2221-E-001-001-MY3","funder_id":"https://openalex.org/F4320322030","funder_display_name":"Ministry of Science, ICT and Future Planning"},{"id":"https://openalex.org/G8304419897","display_name":null,"funder_award_id":"AS-CDA-107-M05","funder_id":"https://openalex.org/F4320321041","funder_display_name":"Academia Sinica"}],"funders":[{"id":"https://openalex.org/F4320321041","display_name":"Academia Sinica","ror":"https://ror.org/05bxb3784"},{"id":"https://openalex.org/F4320322030","display_name":"Ministry of Science, ICT and Future Planning","ror":"https://ror.org/032e49973"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W1669357676","https://openalex.org/W1815525760","https://openalex.org/W1975698617","https://openalex.org/W1983096721","https://openalex.org/W2013626513","https://openalex.org/W2015827499","https://openalex.org/W2030671441","https://openalex.org/W2041055248","https://openalex.org/W2048588974","https://openalex.org/W2102617114","https://openalex.org/W2104305170","https://openalex.org/W2110860124","https://openalex.org/W2113139394","https://openalex.org/W2124237318","https://openalex.org/W2134633067","https://openalex.org/W2155893237","https://openalex.org/W2156858199","https://openalex.org/W2169875292","https://openalex.org/W2171888576","https://openalex.org/W2352208637","https://openalex.org/W2402144811","https://openalex.org/W2412976325","https://openalex.org/W2565225244","https://openalex.org/W2584020843","https://openalex.org/W2588108287","https://openalex.org/W2604445413","https://openalex.org/W2612798083","https://openalex.org/W2748430556","https://openalex.org/W2769084511","https://openalex.org/W2798337732","https://openalex.org/W2799736822","https://openalex.org/W2803016101","https://openalex.org/W2897904688","https://openalex.org/W2930731691","https://openalex.org/W2953384591","https://openalex.org/W2963674932","https://openalex.org/W4234346842","https://openalex.org/W4239035626","https://openalex.org/W4292169167","https://openalex.org/W6637356722","https://openalex.org/W6638532397","https://openalex.org/W6713134421","https://openalex.org/W6732511608"],"related_works":["https://openalex.org/W2491097902","https://openalex.org/W4243333834","https://openalex.org/W4249130715","https://openalex.org/W2999459628","https://openalex.org/W2047684617","https://openalex.org/W1975698617","https://openalex.org/W4321458411","https://openalex.org/W2168550483","https://openalex.org/W1976332993","https://openalex.org/W2106342588"],"abstract_inverted_index":{"To":[0],"provide":[1],"larger":[2],"memory":[3,20,31,42,55,76,105,110,126],"space":[4],"with":[5,135,141],"lower":[6],"costs,":[7],"NVDIMM":[8,16,70],"is":[9,46,95],"a":[10,63,91],"production-ready":[11],"device.":[12],"However,":[13],"directly":[14],"placing":[15],"as":[17],"the":[18,24,29,35,40,53,74,80,108,115,121,124,136,146],"main":[19],"would":[21],"seriously":[22],"degrade":[23],"system":[25],"performance":[26],"because":[27],"of":[28,49,67,123],"\u201cgreat":[30],"wall\u201d":[32],"caused":[33],"by":[34,78,113],"fact":[36],"that":[37,120],"in":[38,111],"NVDIMM,":[39],"slow":[41,125],"(e.g.,":[43,56],"flash":[44],"memory)":[45],"several":[47,142],"orders":[48],"magnitude":[50],"slower":[51],"than":[52],"fast":[54,109],"DRAM).":[57],"In":[58,88],"this":[59,89],"article,":[60],"we":[61],"present":[62],"joint":[64],"management":[65],"framework":[66,134],"host/CPU":[68,85],"and":[69,86,101,145],"to":[71,97,107],"break":[72],"down":[73],"great":[75],"wall":[77],"bridging":[79],"process":[81,116],"information":[82],"gap":[83],"between":[84],"NVDIMM.":[87],"framework,":[90],"page":[92],"semantic-aware":[93],"strategy":[94,138],"proposed":[96,133,137],"precisely":[98],"predict,":[99],"mark,":[100],"relocate":[102],"data":[103],"or":[104],"pages":[106],"advance":[112],"exploiting":[114],"access":[117],"patterns,":[118],"so":[119],"frequency":[122],"accesses":[127],"can":[128],"be":[129],"further":[130],"reduced.":[131],"The":[132],"was":[139],"evaluated":[140],"well-known":[143],"benchmarks":[144],"results":[147],"are":[148],"encouraging.":[149]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":3}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}