{"id":"https://openalex.org/W2911014417","doi":"https://doi.org/10.1109/tc.2019.2892424","title":"Improving the Lifetime of Non-Volatile Cache by Write Restriction","display_name":"Improving the Lifetime of Non-Volatile Cache by Write Restriction","publication_year":2019,"publication_date":"2019-01-14","ids":{"openalex":"https://openalex.org/W2911014417","doi":"https://doi.org/10.1109/tc.2019.2892424","mag":"2911014417"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2019.2892424","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2019.2892424","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034837887","display_name":"Sukarn Agarwal","orcid":"https://orcid.org/0000-0003-1292-3235"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sukarn Agarwal","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology Guwahati, Guwahati, Assam, India","[Department of Computer Science & Engineering, Indian Institute of Technology Guwahati, Guwahati, Assam, India]"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology Guwahati, Guwahati, Assam, India","institution_ids":["https://openalex.org/I1317621060"]},{"raw_affiliation_string":"[Department of Computer Science & Engineering, Indian Institute of Technology Guwahati, Guwahati, Assam, India]","institution_ids":["https://openalex.org/I1317621060"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070605948","display_name":"Hemangee K. Kapoor","orcid":"https://orcid.org/0000-0002-9376-7686"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Hemangee K. Kapoor","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology Guwahati, Guwahati, Assam, India","[Department of Computer Science & Engineering, Indian Institute of Technology Guwahati, Guwahati, Assam, India]"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology Guwahati, Guwahati, Assam, India","institution_ids":["https://openalex.org/I1317621060"]},{"raw_affiliation_string":"[Department of Computer Science & Engineering, Indian Institute of Technology Guwahati, Guwahati, Assam, India]","institution_ids":["https://openalex.org/I1317621060"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5034837887"],"corresponding_institution_ids":["https://openalex.org/I1317621060"],"apc_list":null,"apc_paid":null,"fwci":2.1669,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.86733629,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":98},"biblio":{"volume":"68","issue":"9","first_page":"1297","last_page":"1312"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8337649703025818},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8026176691055298},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6465833187103271},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6195836663246155},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.5119310617446899},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5113696455955505},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.49664050340652466},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4809671938419342},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.4571497440338135},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4405694007873535},{"id":"https://openalex.org/keywords/working-set","display_name":"Working set","score":0.42592957615852356},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.4167366027832031},{"id":"https://openalex.org/keywords/cache-oblivious-algorithm","display_name":"Cache-oblivious algorithm","score":0.41382595896720886},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.41104161739349365},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3332372307777405},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2983977496623993},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22802302241325378}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8337649703025818},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8026176691055298},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6465833187103271},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6195836663246155},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.5119310617446899},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5113696455955505},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.49664050340652466},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4809671938419342},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.4571497440338135},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4405694007873535},{"id":"https://openalex.org/C88196245","wikidata":"https://www.wikidata.org/wiki/Q8034984","display_name":"Working set","level":2,"score":0.42592957615852356},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.4167366027832031},{"id":"https://openalex.org/C59687516","wikidata":"https://www.wikidata.org/wiki/Q5015938","display_name":"Cache-oblivious algorithm","level":5,"score":0.41382595896720886},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.41104161739349365},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3332372307777405},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2983977496623993},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22802302241325378}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.2019.2892424","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2019.2892424","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1549725729","https://openalex.org/W1963958751","https://openalex.org/W1965063254","https://openalex.org/W1984574424","https://openalex.org/W2010202670","https://openalex.org/W2010216838","https://openalex.org/W2015477844","https://openalex.org/W2036853599","https://openalex.org/W2048588974","https://openalex.org/W2057263939","https://openalex.org/W2064977311","https://openalex.org/W2090032487","https://openalex.org/W2112753327","https://openalex.org/W2120246901","https://openalex.org/W2125428294","https://openalex.org/W2128968239","https://openalex.org/W2147657366","https://openalex.org/W2150512525","https://openalex.org/W2169875292","https://openalex.org/W2188761345","https://openalex.org/W2270110274","https://openalex.org/W2290738612","https://openalex.org/W2360811925","https://openalex.org/W2505929033","https://openalex.org/W2510186576","https://openalex.org/W2543205889","https://openalex.org/W2584580867","https://openalex.org/W2603574511","https://openalex.org/W2741830349","https://openalex.org/W2844024981","https://openalex.org/W2894030867","https://openalex.org/W2912664664","https://openalex.org/W2913402275","https://openalex.org/W4285719527","https://openalex.org/W6632791987","https://openalex.org/W6687026183","https://openalex.org/W6693872529","https://openalex.org/W6696438731"],"related_works":["https://openalex.org/W2098406302","https://openalex.org/W2535115842","https://openalex.org/W2546991807","https://openalex.org/W2500877097","https://openalex.org/W1998391448","https://openalex.org/W2020176098","https://openalex.org/W2734782074","https://openalex.org/W1967490696","https://openalex.org/W1555809485","https://openalex.org/W2121191383"],"abstract_inverted_index":{"The":[0,126],"attractive":[1],"features":[2],"such":[3],"as":[4,53,64,122,152],"low":[5],"static":[6],"power":[7],"and":[8,43,109],"high":[9],"density":[10],"exhibited":[11],"by":[12,39,118,135],"the":[13,24,30,35,40,44,49,69,75,85,91,94,102,111,115,120,129,139,156,162,172,183],"Non-Volatile":[14],"Memory":[15],"(NVM)":[16],"technologies":[17],"makes":[18],"them":[19],"a":[20,54,153],"promising":[21],"candidate":[22],"in":[23,131,175,182],"memory":[25],"hierarchy,":[26],"including":[27],"caches.":[28],"However,":[29],"limited":[31],"write":[32,36,59,87,177],"endurance":[33],"with":[34,138,180],"variations":[37,60],"governed":[38],"access":[41],"patterns":[42],"applied":[45],"replacement":[46],"policies":[47],"reduce":[48,74],"chance":[50],"of":[51,56,62,93,106,128,141,158],"NVMs":[52],"successor":[55],"SRAM.":[57],"These":[58],"are":[61,150],"concern":[63],"they":[65],"not":[66],"only":[67],"breakdown":[68],"NVM":[70,95],"cells":[71],"but":[72],"also":[73],"effective":[76],"lifetime.":[77,185],"This":[78],"paper":[79],"proposes":[80],"efficient":[81],"techniques":[82,100,133],"to":[83,89,160],"mitigate":[84],"intra-set":[86,176],"variation":[88,178],"improve":[90],"lifetime":[92],"cache.":[96],"Our":[97],"first":[98],"two":[99],"partition":[101],"cache":[103,116,148,184],"into":[104],"windows":[105],"equal":[107],"size":[108],"distribute":[110,161],"writes":[112,163],"uniformly":[113],"across":[114],"set":[117],"employing":[119],"window":[121,130],"write-restricted":[123,154],"or":[124,137],"read-only.":[125],"selection":[127],"these":[132],"is":[134],"rotation":[136],"help":[140],"counters.":[142],"In":[143],"our":[144],"third":[145],"technique,":[146],"different":[147],"ways":[149],"employed":[151],"over":[155],"period":[157],"execution":[159],"uniformly.":[164],"Experimental":[165],"results":[166],"using":[167],"full":[168],"system":[169],"simulation":[170],"show":[171],"significant":[173],"reduction":[174],"along":[179],"improvement":[181]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}