{"id":"https://openalex.org/W2771905466","doi":"https://doi.org/10.1109/tc.2017.2780239","title":"Analytic Multi-Core Processor Model for Fast Design-Space Exploration","display_name":"Analytic Multi-Core Processor Model for Fast Design-Space Exploration","publication_year":2017,"publication_date":"2017-12-06","ids":{"openalex":"https://openalex.org/W2771905466","doi":"https://doi.org/10.1109/tc.2017.2780239","mag":"2771905466"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2017.2780239","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2017.2780239","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017665188","display_name":"Rik Jongerius","orcid":"https://orcid.org/0000-0002-7191-4120"},"institutions":[{"id":"https://openalex.org/I4210148065","display_name":"IBM (Netherlands)","ror":"https://ror.org/055yb9v95","country_code":"NL","type":"company","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210148065"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Rik Jongerius","raw_affiliation_strings":["IBM Research, Amsterdam, The Netherlands"],"affiliations":[{"raw_affiliation_string":"IBM Research, Amsterdam, The Netherlands","institution_ids":["https://openalex.org/I4210148065"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055907161","display_name":"Andreea Anghel","orcid":"https://orcid.org/0000-0002-6842-9036"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andreea Anghel","raw_affiliation_strings":["IBM Research \u2013 Zurich, Rschlikon, Switzerland"],"affiliations":[{"raw_affiliation_string":"IBM Research \u2013 Zurich, Rschlikon, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014292181","display_name":"Gero Dittmann","orcid":"https://orcid.org/0000-0002-9112-146X"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Gero Dittmann","raw_affiliation_strings":["IBM Research \u2013 Zurich, Rschlikon, Switzerland"],"affiliations":[{"raw_affiliation_string":"IBM Research \u2013 Zurich, Rschlikon, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075709004","display_name":"Giovanni Mariani","orcid":"https://orcid.org/0000-0001-7611-5187"},"institutions":[{"id":"https://openalex.org/I4210148065","display_name":"IBM (Netherlands)","ror":"https://ror.org/055yb9v95","country_code":"NL","type":"company","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210148065"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Giovanni Mariani","raw_affiliation_strings":["IBM Research, Amsterdam, The Netherlands"],"affiliations":[{"raw_affiliation_string":"IBM Research, Amsterdam, The Netherlands","institution_ids":["https://openalex.org/I4210148065"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018686817","display_name":"Erik Vermij","orcid":"https://orcid.org/0000-0003-0639-412X"},"institutions":[{"id":"https://openalex.org/I4210148065","display_name":"IBM (Netherlands)","ror":"https://ror.org/055yb9v95","country_code":"NL","type":"company","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210148065"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Erik Vermij","raw_affiliation_strings":["IBM Research, Amsterdam, The Netherlands"],"affiliations":[{"raw_affiliation_string":"IBM Research, Amsterdam, The Netherlands","institution_ids":["https://openalex.org/I4210148065"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081768631","display_name":"Henk Corporaal","orcid":"https://orcid.org/0000-0003-4506-5732"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Henk Corporaal","raw_affiliation_strings":["Eindhoven University of Technology, Eindhoven, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Eindhoven University of Technology, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5017665188"],"corresponding_institution_ids":["https://openalex.org/I4210148065"],"apc_list":null,"apc_paid":null,"fwci":3.9296,"has_fulltext":false,"cited_by_count":40,"citation_normalized_percentile":{"value":0.95173923,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":"67","issue":"6","first_page":"755","last_page":"770"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.857225775718689},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6628608107566833},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6373958587646484},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.6134642958641052},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.5970656275749207},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5951814651489258},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.5160400867462158},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.46149763464927673},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4560321867465973},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4288642406463623},{"id":"https://openalex.org/keywords/single-core","display_name":"Single-core","score":0.4200728237628937},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.41945984959602356},{"id":"https://openalex.org/keywords/memory-model","display_name":"Memory model","score":0.4177868366241455},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.3068837523460388},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2005096673965454}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.857225775718689},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6628608107566833},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6373958587646484},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.6134642958641052},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.5970656275749207},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5951814651489258},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.5160400867462158},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.46149763464927673},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4560321867465973},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4288642406463623},{"id":"https://openalex.org/C2780365336","wikidata":"https://www.wikidata.org/wiki/Q25047934","display_name":"Single-core","level":2,"score":0.4200728237628937},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.41945984959602356},{"id":"https://openalex.org/C12186640","wikidata":"https://www.wikidata.org/wiki/Q6815743","display_name":"Memory model","level":3,"score":0.4177868366241455},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.3068837523460388},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2005096673965454}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/tc.2017.2780239","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2017.2780239","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},{"id":"pmh:oai:pure.tue.nl:publications/54466024-2909-4448-adeb-1f697eac8661","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/54466024-2909-4448-adeb-1f697eac8661","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Jongerius, R, Anghel, A, Dittmann, G, Mariani, G, Vermij, E & Corporaal, H 2018, 'Analytic multi-core processor model for fast design-space exploration', IEEE Transactions on Computers, vol. 67, no. 6, pp. 755-770. https://doi.org/10.1109/TC.2017.2780239","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:899506","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=899506","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:0018-9340","raw_type":"Article / Letter to the editor"},{"id":"pmh:oai:library.tue.nl:899506","is_oa":false,"landing_page_url":"http://repository.tue.nl/899506","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:0018-9340","raw_type":"Article / Letter to the editor"},{"id":"pmh:tue:oai:pure.tue.nl:publications/54466024-2909-4448-adeb-1f697eac8661","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/54466024-2909-4448-adeb-1f697eac8661","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Computers, 67(6), 755 - 770. IEEE Computer Society","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":49,"referenced_works":["https://openalex.org/W1786140345","https://openalex.org/W1961751213","https://openalex.org/W1973484886","https://openalex.org/W1986465830","https://openalex.org/W1986491730","https://openalex.org/W2001335441","https://openalex.org/W2033486618","https://openalex.org/W2034062945","https://openalex.org/W2052801483","https://openalex.org/W2063884320","https://openalex.org/W2081131254","https://openalex.org/W2099404643","https://openalex.org/W2104225326","https://openalex.org/W2109255166","https://openalex.org/W2112516052","https://openalex.org/W2113235308","https://openalex.org/W2115676933","https://openalex.org/W2127637835","https://openalex.org/W2129393463","https://openalex.org/W2131081741","https://openalex.org/W2132219981","https://openalex.org/W2139841382","https://openalex.org/W2145180784","https://openalex.org/W2147657366","https://openalex.org/W2150881394","https://openalex.org/W2151517492","https://openalex.org/W2153185479","https://openalex.org/W2157070686","https://openalex.org/W2168455462","https://openalex.org/W2170382128","https://openalex.org/W2180558173","https://openalex.org/W2201506056","https://openalex.org/W2257513973","https://openalex.org/W2292073965","https://openalex.org/W2302754089","https://openalex.org/W2313269019","https://openalex.org/W2328080862","https://openalex.org/W2417054752","https://openalex.org/W2573154932","https://openalex.org/W3004856113","https://openalex.org/W3141150936","https://openalex.org/W4244372507","https://openalex.org/W4245923077","https://openalex.org/W4246166885","https://openalex.org/W4251963704","https://openalex.org/W6680845035","https://openalex.org/W6684427914","https://openalex.org/W6731791893","https://openalex.org/W7005867534"],"related_works":["https://openalex.org/W2904665340","https://openalex.org/W4388580994","https://openalex.org/W4239672454","https://openalex.org/W2887282140","https://openalex.org/W4386875296","https://openalex.org/W2030340070","https://openalex.org/W4220660085","https://openalex.org/W2085237598","https://openalex.org/W2735130281","https://openalex.org/W2808629603"],"abstract_inverted_index":{"Simulators":[0],"help":[1],"computer":[2],"architects":[3],"optimize":[4],"system":[5],"designs.":[6],"The":[7,73,130],"limited":[8],"performance":[9,104,110],"of":[10,13,25,57,66,127,163,166,187],"simulators":[11,174],"even":[12],"moderate":[14],"size":[15],"and":[16,61,69,89,92,115,175],"detail":[17],"makes":[18,183],"the":[19,58,67,70,149],"approach":[20],"infeasible":[21],"for":[22,138,145],"design-space":[23,185],"exploration":[24,186],"future":[26],"exascale":[27,188],"systems.":[28,118],"Analytic":[29],"models,":[30],"in":[31],"contrast,":[32],"offer":[33],"very":[34],"fast":[35],"turn-around":[36],"times.":[37],"In":[38],"this":[39],"paper":[40],"we":[41,159,192],"propose":[42],"an":[43],"analytic":[44],"multi-core":[45,121],"processor-performance":[46,74],"model":[47,75,100],"that":[48],"takes":[49],"as":[50],"inputs":[51],"a)":[52],"a":[53,63,124,139,154,161,169,195],"parametric":[54],"microarchitecture-independent":[55],"characterization":[56],"target":[59],"workload,":[60],"b)":[62],"hardware":[64,109],"configuration":[65],"core":[68],"memory":[71],"hierarchy.":[72],"considers":[76,90],"instruction-level":[77],"parallelism":[78],"(ILP)":[79],"per":[80],"type,":[81],"models":[82],"single":[83],"instruction,":[84],"multiple":[85],"data":[86],"(SIMD)":[87],"features,":[88],"cache":[91],"memory-bandwidth":[93],"contention":[94,122],"between":[95],"cores.":[96],"We":[97,119],"validate":[98],"our":[99,146],"by":[101],"comparing":[102],"its":[103],"estimates":[105],"with":[106,123],"measurements":[107],"from":[108,135,199],"counters":[111],"on":[112],"Intel":[113],"Xeon":[114],"ARM":[116],"Cortex-A15":[117],"estimate":[120],"maximum":[125],"error":[126,133],"11.4":[128],"percent.":[129],"average":[131],"single-thread":[132],"increases":[134],"25":[136],"percent":[137,144],"state-of-the-art":[140],"simulator":[141],"to":[142],"59":[143],"model,":[147],"but":[148],"correlation":[150],"is":[151],"still":[152],"0.8,":[153],"high":[155],"relative":[156],"accuracy,":[157],"while":[158],"achieve":[160],"speedup":[162],"several":[164],"orders":[165],"magnitude.":[167],"With":[168],"much":[170],"higher":[171],"capacity":[172],"than":[173,179],"more":[176],"reliable":[177],"insights":[178],"back-of-the-envelope":[180],"calculations":[181],"it":[182],"automated":[184],"systems":[189],"possible,":[190],"which":[191],"show":[193],"using":[194],"real-world":[196],"case":[197],"study":[198],"radio":[200],"astronomy.":[201]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":4}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}