{"id":"https://openalex.org/W2770307449","doi":"https://doi.org/10.1109/tc.2017.2776139","title":"Clockless Spintronic Logic: A Robust and Ultra-Low Power Computing Paradigm","display_name":"Clockless Spintronic Logic: A Robust and Ultra-Low Power Computing Paradigm","publication_year":2017,"publication_date":"2017-11-22","ids":{"openalex":"https://openalex.org/W2770307449","doi":"https://doi.org/10.1109/tc.2017.2776139","mag":"2770307449"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2017.2776139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2017.2776139","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://stars.library.ucf.edu/scopus2015/9985","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018409371","display_name":"Yu Bai","orcid":"https://orcid.org/0000-0002-2303-1120"},"institutions":[{"id":"https://openalex.org/I142934699","display_name":"California State University, Fullerton","ror":"https://ror.org/02avqqw26","country_code":"US","type":"education","lineage":["https://openalex.org/I142934699"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yu Bai","raw_affiliation_strings":["College of Engineering and Computer Science, California State University, Fullerton, CA"],"raw_orcid":"https://orcid.org/0000-0002-2303-1120","affiliations":[{"raw_affiliation_string":"College of Engineering and Computer Science, California State University, Fullerton, CA","institution_ids":["https://openalex.org/I142934699"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069017725","display_name":"Ronald F. DeMara","orcid":"https://orcid.org/0000-0001-6864-7255"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ronald F. DeMara","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL"],"raw_orcid":"https://orcid.org/0000-0001-6864-7255","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101644887","display_name":"Jia Di","orcid":"https://orcid.org/0000-0001-7718-0220"},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jia Di","raw_affiliation_strings":["Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR"],"raw_orcid":"https://orcid.org/0000-0001-7718-0220","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR","institution_ids":["https://openalex.org/I78715868"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060908808","display_name":"Mingjie Lin","orcid":"https://orcid.org/0000-0002-3225-4406"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mingjie Lin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL"],"raw_orcid":"https://orcid.org/0000-0002-3225-4406","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL","institution_ids":["https://openalex.org/I106165777"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4224,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.65874741,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"67","issue":"5","first_page":"631","last_page":"645"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6466617584228516},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5099233388900757},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5027971267700195},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.49953389167785645},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.4627414345741272},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.446610689163208},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.4371799826622009},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.4294901490211487},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41341519355773926},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.3390358090400696},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19456738233566284},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1875620186328888},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.13680005073547363}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6466617584228516},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5099233388900757},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5027971267700195},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49953389167785645},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.4627414345741272},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.446610689163208},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.4371799826622009},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.4294901490211487},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41341519355773926},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.3390358090400696},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19456738233566284},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1875620186328888},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.13680005073547363},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tc.2017.2776139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2017.2776139","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},{"id":"pmh:oai:stars.library.ucf.edu:scopus2015-10984","is_oa":true,"landing_page_url":"https://stars.library.ucf.edu/scopus2015/9985","pdf_url":null,"source":{"id":"https://openalex.org/S4210172555","display_name":"Journal of International Crisis and Risk Communication Research","issn_l":"2576-0017","issn":["2576-0017","2576-0025"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus Export 2015-2019","raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:stars.library.ucf.edu:scopus2015-10984","is_oa":true,"landing_page_url":"https://stars.library.ucf.edu/scopus2015/9985","pdf_url":null,"source":{"id":"https://openalex.org/S4210172555","display_name":"Journal of International Crisis and Risk Communication Research","issn_l":"2576-0017","issn":["2576-0017","2576-0025"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus Export 2015-2019","raw_type":"text"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W86197152","https://openalex.org/W189036309","https://openalex.org/W232434517","https://openalex.org/W1565453789","https://openalex.org/W1584355183","https://openalex.org/W1825797228","https://openalex.org/W1968288892","https://openalex.org/W1975649424","https://openalex.org/W1982887924","https://openalex.org/W1992723344","https://openalex.org/W1997971931","https://openalex.org/W2007750458","https://openalex.org/W2012824147","https://openalex.org/W2020583007","https://openalex.org/W2039987950","https://openalex.org/W2047202013","https://openalex.org/W2052918019","https://openalex.org/W2054297670","https://openalex.org/W2063927304","https://openalex.org/W2068766249","https://openalex.org/W2081240624","https://openalex.org/W2093234877","https://openalex.org/W2096199318","https://openalex.org/W2102327308","https://openalex.org/W2116912398","https://openalex.org/W2136288682","https://openalex.org/W2137458827","https://openalex.org/W2139203854","https://openalex.org/W2150302545","https://openalex.org/W2163031927","https://openalex.org/W2323986115","https://openalex.org/W2332575196","https://openalex.org/W2336423189","https://openalex.org/W2349616039","https://openalex.org/W2469706955","https://openalex.org/W2497006851","https://openalex.org/W2529244497","https://openalex.org/W2538008199","https://openalex.org/W2548789460","https://openalex.org/W2575774536","https://openalex.org/W2589011579","https://openalex.org/W3148985627","https://openalex.org/W4231670955","https://openalex.org/W6680111853"],"related_works":["https://openalex.org/W2527731084","https://openalex.org/W2619307913","https://openalex.org/W4200113551","https://openalex.org/W2376573441","https://openalex.org/W2187717486","https://openalex.org/W3161678484","https://openalex.org/W4225985484","https://openalex.org/W1863387014","https://openalex.org/W4385009842","https://openalex.org/W3037574826"],"abstract_inverted_index":{"Asynchronous":[0],"logic":[1,32,138],"offers":[2],"the":[3,35,60,72,101,126,133,202],"advantages":[4,29],"of":[5,13,30,38,63,162,204],"no":[6],"clock":[7],"tree,":[8],"robust":[9],"circuit":[10,46],"operation,":[11],"avoidance":[12],"worst-case":[14],"timing":[15],"margins,":[16],"and":[17,41,67,105,119,155,207,211,256],"a":[18,83,159,163,174,181,195],"reduced":[19],"emission":[20],"spectrum.":[21],"Thus,":[22],"computational":[23],"paradigms":[24],"are":[25,122,149],"sought":[26],"to":[27,70,88,95,99,131,140,152,180,200,223,231],"attain":[28],"clockless":[31],"by":[33,124,187],"leveraging":[34],"complementary":[36],"characteristics":[37,62],"emerging":[39],"devices":[40,69],"CMOS":[42,192],"transistors":[43],"within":[44,135,265],"novel":[45],"designs.":[47],"This":[48],"paper":[49],"introduces":[50],"Spin":[51],"Torque":[52],"Enabled":[53],"NULL":[54,75,106],"Convention":[55,76],"Logic":[56,77],"(STENCL),":[57],"which":[58,148],"exploits":[59],"physical":[61],"non-volatile":[64],"Domain-Wall":[65],"(DW)":[66],"memristive":[68],"realize":[71,141],"Quasi-Delay-Insensitive":[73],"(QDI)":[74],"(NCL)":[78],"asynchronous":[79],"design":[80,185,241],"methodology.":[81],"First,":[82],"formal":[84],"algorithm":[85],"is":[86,178,198],"developed":[87],"transform":[89],"NCL-based":[90],"threshold":[91,137],"m-of-n":[92],"gate":[93,139,146],"realizations":[94],"STENCL,":[96],"in":[97,226,234],"order":[98],"generate":[100],"corresponding":[102,127],"input":[103],"memristance":[104,108],"module":[107],"required":[109,130],"for":[110,242,247,263],"nominal":[111],"currents":[112],"achieving":[113],"DW":[114,134,212],"device":[115,213],"biasing.":[116],"Second,":[117],"hysteresis":[118],"set/reset":[120],"conditions":[121],"realized":[123],"determining":[125],"current":[128],"fluctuations":[129],"move":[132],"each":[136],"all":[142],"27":[143],"foundational":[144],"NCL":[145,184,240],"structures,":[147],"then":[150],"simulated":[151],"assess":[153,201],"energy":[154,227],"delay":[156],"metrics.":[157],"Third,":[158],"case":[160],"study":[161],"four-stage":[164,249],"pipelined":[165,250],"32-bit":[166,243,251],"IEEE":[167,252],"single-precision":[168,253],"floating":[169],"point":[170],"co-processor":[171],"implemented":[172,186],"as":[173],"dual-rail":[175],"STENCL":[176],"architecture":[177],"compared":[179],"conventional":[182],"CMOS-based":[183,239],"an":[188,237],"IBM":[189],"SOI1250":[190],"45nm":[191],"process.":[193],"Fourth,":[194],"sensitivity":[196],"analysis":[197],"performed":[199],"impact":[203],"write":[205],"accuracy":[206],"drift":[208],"on":[209],"memristor":[210],"operation.":[214],"Results":[215],"indicate":[216],"that":[217],"STENCL-based":[218],"designs":[219],"achieve":[220],"between":[221],"2-fold":[222],"20-fold":[224],"reduction":[225,233],"consumption":[228],"with":[229],"up":[230],"8-fold":[232],"area,":[235],"over":[236],"equivalent":[238],"full":[244],"adders.":[245],"Comparisons":[246],"various":[248],"floating-point":[254],"co-processors":[255],"ISCAS":[257],"benchmarks":[258],"further":[259],"substantiate":[260],"those":[261],"benefits":[262],"operation":[264],"acceptable":[266],"tolerances":[267],"at":[268],"identical":[269],"process":[270],"technology":[271],"nodes.":[272]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2019,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}