{"id":"https://openalex.org/W2744495028","doi":"https://doi.org/10.1109/tc.2017.2737996","title":"Efficient Protection of the Register File in Soft-Processors Implemented on Xilinx FPGAs","display_name":"Efficient Protection of the Register File in Soft-Processors Implemented on Xilinx FPGAs","publication_year":2017,"publication_date":"2017-08-11","ids":{"openalex":"https://openalex.org/W2744495028","doi":"https://doi.org/10.1109/tc.2017.2737996","mag":"2744495028"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2017.2737996","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2017.2737996","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061075603","display_name":"Alexis Ramos","orcid":"https://orcid.org/0000-0003-2424-8679"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Alexis Ramos","raw_affiliation_strings":["ARIES Research Center, Escuela Polit\u00e9cnica Superior, Universidad Antonio de Nebrija, Madrid, Spain"],"raw_orcid":"https://orcid.org/0000-0003-2424-8679","affiliations":[{"raw_affiliation_string":"ARIES Research Center, Escuela Polit\u00e9cnica Superior, Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042340641","display_name":"Anees Ullah","orcid":"https://orcid.org/0000-0002-4770-4967"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Anees Ullah","raw_affiliation_strings":["ARIES Research Center, Escuela Polit\u00e9cnica Superior, Universidad Antonio de Nebrija, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARIES Research Center, Escuela Polit\u00e9cnica Superior, Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080322790","display_name":"Pedro Reviriego","orcid":"https://orcid.org/0000-0003-2540-5234"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pedro Reviriego","raw_affiliation_strings":["ARIES Research Center, Escuela Polit\u00e9cnica Superior, Universidad Antonio de Nebrija, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARIES Research Center, Escuela Polit\u00e9cnica Superior, Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044495372","display_name":"Juan Antonio Maestro","orcid":"https://orcid.org/0000-0001-7133-9026"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan Antonio Maestro","raw_affiliation_strings":["ARIES Research Center, Escuela Polit\u00e9cnica Superior, Universidad Antonio de Nebrija, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARIES Research Center, Escuela Polit\u00e9cnica Superior, Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5061075603"],"corresponding_institution_ids":["https://openalex.org/I3020445194"],"apc_list":null,"apc_paid":null,"fwci":0.2922,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.59977442,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"67","issue":"2","first_page":"299","last_page":"304"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.8260573148727417},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7980301380157471},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7023197412490845},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.6769394874572754},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6462010145187378},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.5516362190246582},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.47370263934135437},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.41759687662124634},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.41280868649482727},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3560757040977478},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19851824641227722},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.16524696350097656},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.15201711654663086},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10900899767875671}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.8260573148727417},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7980301380157471},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7023197412490845},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.6769394874572754},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6462010145187378},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.5516362190246582},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.47370263934135437},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.41759687662124634},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.41280868649482727},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3560757040977478},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19851824641227722},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.16524696350097656},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.15201711654663086},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10900899767875671},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.2017.2737996","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2017.2737996","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321837","display_name":"Ministerio de Econom\u00eda y Competitividad","ror":"https://ror.org/034900433"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W65849550","https://openalex.org/W1598941862","https://openalex.org/W1971272638","https://openalex.org/W1976307470","https://openalex.org/W1980073965","https://openalex.org/W2050044727","https://openalex.org/W2064554968","https://openalex.org/W2093412576","https://openalex.org/W2097018539","https://openalex.org/W2103315535","https://openalex.org/W2118033298","https://openalex.org/W2120444887","https://openalex.org/W2132454133","https://openalex.org/W2133024677","https://openalex.org/W2133971626","https://openalex.org/W2159648216","https://openalex.org/W2187802606","https://openalex.org/W2201265203","https://openalex.org/W2342204193","https://openalex.org/W2468916211","https://openalex.org/W2678723747","https://openalex.org/W6687070517","https://openalex.org/W7019542934"],"related_works":["https://openalex.org/W1500230652","https://openalex.org/W4290647047","https://openalex.org/W2066033226","https://openalex.org/W2044069930","https://openalex.org/W2363504003","https://openalex.org/W2548582980","https://openalex.org/W2620706469","https://openalex.org/W2052914698","https://openalex.org/W2612883256","https://openalex.org/W4292821610"],"abstract_inverted_index":{"Soft-processors":[0],"implemented":[1,83,132,191],"on":[2],"SRAM-based":[3,86],"FPGAs":[4],"are":[5,36,119,190],"increasingly":[6],"being":[7],"adopted":[8],"in":[9,84,135,158,192],"on-board":[10],"computing":[11],"for":[12,30,76,121],"space":[13],"and":[14,21,64,116,133],"avionics":[15],"applications":[16],"due":[17],"to":[18,61,108,181],"their":[19],"flexibility":[20],"ease":[22],"of":[23,49,80,144,160,186],"integration.":[24],"However,":[25],"efficient":[26],"component-level":[27],"protection":[28],"techniques":[29],"these":[31],"processors":[32,188],"against":[33,124],"radiation-induced":[34],"upsets":[35],"necessary":[37],"otherwise":[38],"as":[39],"system":[40],"failures":[41],"could":[42],"manifest.":[43],"A":[44,112],"register":[45,78,106,184],"file":[46,79,107,185],"is":[47,177],"one":[48],"the":[50,57,77,92,98,105,145,174,183],"critical":[51],"structures":[52],"that":[53,189],"stores":[54],"vital":[55],"information":[56],"processor":[58],"uses":[59],"related":[60],"user":[62],"computations":[63],"program":[65],"execution.":[66],"In":[67],"this":[68],"paper,":[69],"we":[70],"present":[71],"a":[72,81,137,167],"fault":[73,122,151,154],"tolerance":[74],"technique":[75],"microprocessor":[82],"Xilinx":[85,193],"FPGAs.":[87,194],"The":[88,127,142,153],"proposed":[89,128,146,175],"scheme":[90,129,147,176],"leverages":[91],"inherent":[93],"implementation":[94],"redundancy":[95],"created":[96],"by":[97],"FPGA":[99,161],"design":[100],"automation":[101],"tools":[102],"when":[103],"mapping":[104],"on-chip":[109],"distributed":[110],"memory.":[111],"parity-based":[113],"error":[114],"detection":[115],"switching":[117],"logic":[118],"added":[120],"masking":[123,155],"single-bit":[125],"errors.":[126],"has":[130],"been":[131],"evaluated":[134],"lowRISC,":[136],"RISC-V":[138],"ISA":[139],"soft-processor":[140],"implementation.":[141],"effectiveness":[143],"was":[148,163],"tested":[149],"using":[150],"injection.":[152],"overhead":[156],"required":[157],"terms":[159],"resources":[162],"much":[164],"lower":[165],"than":[166],"traditional":[168],"Triple":[169],"Modular":[170],"Redundancy":[171],"protection.":[172],"Therefore,":[173],"an":[178],"interesting":[179],"option":[180],"protect":[182],"soft":[187]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}