{"id":"https://openalex.org/W2744562207","doi":"https://doi.org/10.1109/tc.2017.2735399","title":"DuCNoC: A High-Throughput FPGA-Based NoC Simulator Using Dual-Clock Lightweight Router Micro-Architecture","display_name":"DuCNoC: A High-Throughput FPGA-Based NoC Simulator Using Dual-Clock Lightweight Router Micro-Architecture","publication_year":2017,"publication_date":"2017-08-03","ids":{"openalex":"https://openalex.org/W2744562207","doi":"https://doi.org/10.1109/tc.2017.2735399","mag":"2744562207"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2017.2735399","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2017.2735399","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101538656","display_name":"Hadi Mardani Kamali","orcid":"https://orcid.org/0000-0003-3619-2465"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hadi Mardani Kamali","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"raw_orcid":"https://orcid.org/0000-0003-3619-2465","affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031747364","display_name":"Kimia Zamiri Azar","orcid":"https://orcid.org/0000-0001-5684-100X"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Kimia Zamiri Azar","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091774451","display_name":"Shaahin Hessabi","orcid":"https://orcid.org/0000-0003-3193-2567"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Shaahin Hessabi","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I133529467"],"apc_list":null,"apc_paid":null,"fwci":3.1294,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.92545537,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"67","issue":"2","first_page":"208","last_page":"221"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6919705867767334},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6539362668991089},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.617472767829895},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5558767318725586},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5516694784164429},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5443219542503357},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4648773670196533},{"id":"https://openalex.org/keywords/computer-architecture-simulator","display_name":"Computer architecture simulator","score":0.4608314633369446},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4356030225753784},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.27308207750320435},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.18890893459320068},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1615680754184723}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6919705867767334},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6539362668991089},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.617472767829895},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5558767318725586},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5516694784164429},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5443219542503357},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4648773670196533},{"id":"https://openalex.org/C201203610","wikidata":"https://www.wikidata.org/wiki/Q5157524","display_name":"Computer architecture simulator","level":2,"score":0.4608314633369446},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4356030225753784},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.27308207750320435},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.18890893459320068},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1615680754184723},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.2017.2735399","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2017.2735399","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W156825290","https://openalex.org/W1501077214","https://openalex.org/W1651994298","https://openalex.org/W1967506540","https://openalex.org/W1973468635","https://openalex.org/W2011992756","https://openalex.org/W2016465432","https://openalex.org/W2022038016","https://openalex.org/W2035720033","https://openalex.org/W2059462720","https://openalex.org/W2061786265","https://openalex.org/W2089266617","https://openalex.org/W2099399959","https://openalex.org/W2099917528","https://openalex.org/W2103127274","https://openalex.org/W2118013517","https://openalex.org/W2118187287","https://openalex.org/W2118231264","https://openalex.org/W2123184444","https://openalex.org/W2124220432","https://openalex.org/W2128904268","https://openalex.org/W2134470641","https://openalex.org/W2135218079","https://openalex.org/W2138371513","https://openalex.org/W2142182497","https://openalex.org/W2147657366","https://openalex.org/W2150054640","https://openalex.org/W2162788247","https://openalex.org/W2163061018","https://openalex.org/W2526108948","https://openalex.org/W4240575514","https://openalex.org/W4249853880","https://openalex.org/W4285719527","https://openalex.org/W6606401250"],"related_works":["https://openalex.org/W2052816277","https://openalex.org/W2167988973","https://openalex.org/W2603824091","https://openalex.org/W1980085932","https://openalex.org/W2594964164","https://openalex.org/W2439487276","https://openalex.org/W2560886726","https://openalex.org/W2472457643","https://openalex.org/W2091258882","https://openalex.org/W2541438272"],"abstract_inverted_index":{"On-chip":[0],"interconnections":[1],"play":[2],"an":[3,62,110],"important":[4,137],"role":[5],"in":[6,98,156],"multi/many-processor":[7],"systems-on-chip":[8],"(MPSoCs).":[9],"In":[10,57,74],"order":[11],"to":[12,69,102,147,165,177],"achieve":[13],"efficient":[14,111],"optimization,":[15],"each":[16,41],"specific":[17,22,27,42],"application":[18],"must":[19],"utilize":[20],"a":[21,26,44,93,152,183,188],"architecture,":[23],"and":[24,34,46,117,124,143,150,174],"consequently":[25],"interconnection":[28,97],"network.":[29],"For":[30],"design":[31,55],"space":[32],"exploration":[33],"finding":[35],"the":[36,114,121,128],"best":[37],"NoC":[38,48,64,77],"solution":[39],"for":[40,53],"application,":[43],"fast":[45],"flexible":[47],"simulator":[49],"is":[50,67],"necessary,":[51],"especially":[52,125],"large":[54],"spaces.":[56],"this":[58],"paper,":[59],"we":[60,80,91],"present":[61],"FPGA-based":[63],"co-simulator,":[65],"which":[66,84],"able":[68],"be":[70],"configured":[71],"via":[72],"software.":[73],"our":[75,99],"proposed":[76,100],"simulator,":[78,123],"entitledDuCNoC,":[79],"implement":[81,92],"aDual-Clockrouter":[82],"micro-architecture,":[83,169],"demonstrates":[85],"75x$-$350x":[86],"speed-up":[87],"against":[88],"BOOKSIM.":[89],"Additionally,":[90],"two-layer":[94],"configurable":[95],"global":[96],"architecture":[101],"(1)":[103],"reduce":[104],"virtualization":[105,157],"time":[106,119],"overhead,":[107],"(2)":[108],"make":[109],"trade-off":[112],"between":[113],"resource":[115],"utilization":[116],"simulation":[118],"of":[120,130,135,162],"whole":[122],"(3)":[126],"provide":[127],"capability":[129],"simulating":[131],"irregular":[132],"topologies.":[133],"Migration":[134],"some":[136],"sub-modules":[138],"like":[139],"traffic":[140,144],"generators":[141],"(TGs)":[142],"receptors":[145],"(TRs)":[146],"software":[148,178],"side,":[149,179],"implementing":[151],"dual-clock":[153,167],"context":[154],"switching":[155],"are":[158],"other":[159],"major":[160],"features":[161],"DuCNoC.":[163],"Thanks":[164],"its":[166],"router":[168],"as":[170,172],"well":[171],"TGs":[173],"TRs":[175],"migration":[176],"DuCNoC":[180],"can":[181],"simulate":[182],"100-node":[184],"(10$\\times$10)":[185],"non-virtualized":[186],"or":[187],"2048-node":[189],"virtualized":[190],"mesh":[191],"network":[192],"on":[193],"Xilinx":[194],"Zynq-7000.":[195]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":4}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}