{"id":"https://openalex.org/W2593952303","doi":"https://doi.org/10.1109/tc.2017.2678504","title":"DRAM-Based Error Detection Method to Reduce the Post-Silicon Debug Time for Multiple Identical Cores","display_name":"DRAM-Based Error Detection Method to Reduce the Post-Silicon Debug Time for Multiple Identical Cores","publication_year":2017,"publication_date":"2017-03-06","ids":{"openalex":"https://openalex.org/W2593952303","doi":"https://doi.org/10.1109/tc.2017.2678504","mag":"2593952303"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2017.2678504","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2017.2678504","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036496809","display_name":"Hyunggoy Oh","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Hyunggoy Oh","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Yonsei University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108630780","display_name":"Inhyuk Choi","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Inhyuk Choi","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Yonsei University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068528309","display_name":"Sungho Kang","orcid":"https://orcid.org/0000-0002-7093-2095"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungho Kang","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Yonsei University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5036496809"],"corresponding_institution_ids":["https://openalex.org/I193775966"],"apc_list":null,"apc_paid":null,"fwci":1.1266,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.77675914,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"66","issue":"9","first_page":"1504","last_page":"1517"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.9235211610794067},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.831640362739563},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8051896095275879},{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.7084314823150635},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.6697412133216858},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.467526912689209},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.42045828700065613},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.41825366020202637},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3654620051383972},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.310785710811615},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16037580370903015},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1263541579246521}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.9235211610794067},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.831640362739563},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8051896095275879},{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.7084314823150635},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.6697412133216858},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.467526912689209},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.42045828700065613},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.41825366020202637},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3654620051383972},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.310785710811615},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16037580370903015},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1263541579246521},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.2017.2678504","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2017.2678504","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5511362148","display_name":null,"funder_award_id":"2015R1A2A1A13001751","funder_id":"https://openalex.org/F4320322030","funder_display_name":"Ministry of Science, ICT and Future Planning"}],"funders":[{"id":"https://openalex.org/F4320322030","display_name":"Ministry of Science, ICT and Future Planning","ror":"https://ror.org/032e49973"},{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1539419743","https://openalex.org/W1881765175","https://openalex.org/W1977375970","https://openalex.org/W2010574338","https://openalex.org/W2014071060","https://openalex.org/W2042692297","https://openalex.org/W2062677539","https://openalex.org/W2062755007","https://openalex.org/W2063737207","https://openalex.org/W2068239131","https://openalex.org/W2077105843","https://openalex.org/W2090308255","https://openalex.org/W2098771792","https://openalex.org/W2108567808","https://openalex.org/W2115935202","https://openalex.org/W2122146819","https://openalex.org/W2128730312","https://openalex.org/W2134518125","https://openalex.org/W2140980952","https://openalex.org/W2163417450","https://openalex.org/W2165139922","https://openalex.org/W2170454670","https://openalex.org/W2521100974","https://openalex.org/W2550447621","https://openalex.org/W4233842484","https://openalex.org/W4240143320","https://openalex.org/W6644658493","https://openalex.org/W6677339423","https://openalex.org/W6684419454"],"related_works":["https://openalex.org/W2361273971","https://openalex.org/W2351581202","https://openalex.org/W2978026406","https://openalex.org/W2385068581","https://openalex.org/W2381166695","https://openalex.org/W4241045879","https://openalex.org/W2366346238","https://openalex.org/W2388687068","https://openalex.org/W2366922255","https://openalex.org/W2387706296"],"abstract_inverted_index":{"In":[0],"the":[1,7,14,23,28,67,83,100,103,121,125,135,153],"post-silicon":[2],"debug":[3,8,19,27,51,61,112,143,150],"of":[4,16,70,96,99,155],"multicore":[5],"designs,":[6],"time":[9,151],"has":[10,20],"increased":[11],"significantly":[12],"because":[13],"number":[15],"cores":[17,56,130],"undergoing":[18],"increased;":[21],"however":[22],"resources":[24],"available":[25],"to":[26,41,65,81,159],"design":[29],"are":[30,57,118,131],"limited.":[31],"This":[32],"paper":[33],"proposes":[34],"a":[35,91],"new":[36],"DRAM-based":[37],"error":[38,68,84,126],"detection":[39],"method":[40,47],"overcome":[42],"this":[43],"challenge.":[44],"The":[45,59,76,138],"proposed":[46],"requires":[48],"only":[49,132],"three":[50],"sessions":[52],"even":[53],"if":[54],"multiple":[55],"present.":[58],"first":[60,122],"session":[62,78],"is":[63,79,107],"used":[64,80],"detect":[66,82],"intervals":[69],"each":[71,88,115],"core":[72,89],"using":[73,90],"golden":[74,92,101,104],"signatures.":[75],"second":[77],"clock":[85],"cycles":[86],"in":[87,128,148],"data":[93,105,113,127],"stream.":[94],"Instead":[95],"storing":[97],"all":[98,129],"data,":[102],"stream":[106],"generated":[108],"by":[109,120],"selecting":[110],"error-free":[111],"for":[114],"interval":[116],"which":[117],"guaranteed":[119],"session.":[123,137],"Finally,":[124],"captured":[133],"during":[134],"third":[136],"experimental":[139],"results":[140],"on":[141],"various":[142],"cases":[144],"show":[145],"significant":[146],"reductions":[147],"total":[149],"and":[152],"amount":[154],"DRAM":[156],"usage":[157],"compared":[158],"previous":[160],"methods.":[161]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}