{"id":"https://openalex.org/W2587784056","doi":"https://doi.org/10.1109/tc.2017.2667645","title":"A Built-Off Self-Repair Scheme for Channel-Based 3D Memories","display_name":"A Built-Off Self-Repair Scheme for Channel-Based 3D Memories","publication_year":2017,"publication_date":"2017-02-13","ids":{"openalex":"https://openalex.org/W2587784056","doi":"https://doi.org/10.1109/tc.2017.2667645","mag":"2587784056"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2017.2667645","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2017.2667645","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019808380","display_name":"Hsuan\u2010Hung Liu","orcid":"https://orcid.org/0000-0003-3399-3996"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsuan-Hung Liu","raw_affiliation_strings":["Department EE, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department EE, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001799301","display_name":"Bing-Yang Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Bing-Yang Lin","raw_affiliation_strings":["Department EE, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department EE, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075548524","display_name":"Cheng\u2010Wen Wu","orcid":"https://orcid.org/0000-0001-8614-7908"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Wen Wu","raw_affiliation_strings":["Department EE, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department EE, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081155827","display_name":"Wan-Ting Chiang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wan-Ting Chiang","raw_affiliation_strings":["Department EE, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department EE, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049439798","display_name":"Mincent Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Lee Mincent","raw_affiliation_strings":["Taiwan Semiconductor Manufacturing Company Ltd., Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Company Ltd., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100984677","display_name":"Hung-Chih Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hung-Chih Lin","raw_affiliation_strings":["Taiwan Semiconductor Manufacturing Company Ltd., Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Company Ltd., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113691309","display_name":"Ching-Nen Peng","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Nen Peng","raw_affiliation_strings":["Taiwan Semiconductor Manufacturing Company Ltd., Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Company Ltd., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086368713","display_name":"Min-Jer Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Min-Jer Wang","raw_affiliation_strings":["Taiwan Semiconductor Manufacturing Company Ltd., Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Company Ltd., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4224,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.62588196,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"66","issue":"8","first_page":"1293","last_page":"1301"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7057392597198486},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7009581327438354},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.5796146392822266},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.577565610408783},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4565659463405609},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.43721234798431396},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.428413450717926},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4271906614303589},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41478797793388367},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35724008083343506},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.24475204944610596},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09220781922340393}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7057392597198486},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7009581327438354},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.5796146392822266},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.577565610408783},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4565659463405609},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.43721234798431396},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.428413450717926},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4271906614303589},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41478797793388367},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35724008083343506},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.24475204944610596},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09220781922340393}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.2017.2667645","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2017.2667645","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1543446792","https://openalex.org/W1966747106","https://openalex.org/W1973508428","https://openalex.org/W1980467849","https://openalex.org/W2024799878","https://openalex.org/W2053409898","https://openalex.org/W2076325543","https://openalex.org/W2083129574","https://openalex.org/W2089185783","https://openalex.org/W2098987953","https://openalex.org/W2102048395","https://openalex.org/W2103733668","https://openalex.org/W2110313775","https://openalex.org/W2113849526","https://openalex.org/W2116273964","https://openalex.org/W2132584944","https://openalex.org/W2136759973","https://openalex.org/W2151906012","https://openalex.org/W2155640457","https://openalex.org/W2161372970","https://openalex.org/W2169087039","https://openalex.org/W2987783045","https://openalex.org/W4232516809","https://openalex.org/W4243406756","https://openalex.org/W4248895726","https://openalex.org/W6656516360","https://openalex.org/W6669482785","https://openalex.org/W6675341223","https://openalex.org/W6676672774","https://openalex.org/W6683568853"],"related_works":["https://openalex.org/W3008068282","https://openalex.org/W2557931434","https://openalex.org/W3119496500","https://openalex.org/W2065759842","https://openalex.org/W2130320819","https://openalex.org/W2167420553","https://openalex.org/W4210611780","https://openalex.org/W2023569851","https://openalex.org/W4229786264","https://openalex.org/W2040282518"],"abstract_inverted_index":{"Redundancy":[0],"repair":[1,16,28,118],"is":[2,23,60,120,137,154,171],"a":[3,27,71,92],"commonly":[4],"used":[5],"technique":[6],"for":[7,30,79],"memory":[8,44,82,93,145],"yield":[9,87],"improvement.":[10],"In":[11,66],"order":[12],"to":[13,25,40,83,95,128,158,178,189],"ensure":[14],"high":[15,121],"rate":[17,119],"and":[18,56,139,165],"final":[19,85],"product":[20,86],"yield,":[21],"it":[22,140],"necessary":[24],"develop":[26],"scheme":[29,74,184],"the":[31,41,47,53,76,89,104,109,117,129,144,159,168,182],"coming":[32],"three-dimensional":[33],"(3D)":[34],"architecture":[35,176],"of":[36,49,91,162],"stacked":[37],"DRAM.":[38],"According":[39],"JEDEC":[42],"mobile":[43],"technology":[45],"roadmap,":[46],"interface":[48],"3D":[50,81,192],"DRAM,":[51],"including":[52],"Wide":[54],"I/O":[55],"High-Bandwidth":[57],"Memory":[58],"(HBM),":[59],"mainly":[61],"classified":[62],"as":[63],"channel-based":[64,80,191],"memories.":[65,193],"this":[67],"paper,":[68],"we":[69,132],"propose":[70],"built-off":[72],"self-test(BOSR)":[73],"at":[75],"controller":[77],"level":[78],"enhance":[84],"after":[88],"bonding":[90],"cube":[94],"its":[96],"corresponding":[97],"logic":[98,101],"die.":[99],"The":[100,134,151],"die":[102],"contains":[103],"Channel":[105],"controller,":[106],"in":[107],"which":[108],"BOSR":[110],"circuit":[111],"resides.":[112],"Experimental":[113],"results":[114],"show":[115],"that":[116],"with":[122],"higher":[123],"cluster":[124],"failure":[125],"ratio":[126],"due":[127,157,177],"flexible":[130],"algorithm":[131],"choose.":[133],"area":[135],"overhead":[136],"low":[138,156],"decreases":[141],"significantly":[142],"when":[143],"size":[146],"or":[147],"channel":[148],"count":[149],"increases.":[150],"performance":[152],"penalty":[153],"also":[155],"parallel":[160],"execution":[161],"address":[163],"comparison":[164],"repair.":[166],"Moreover,":[167],"manufacture":[169],"cost":[170],"lower":[172],"than":[173],"conventional":[174],"DRAM":[175],"allocator-based":[179],"redundancies.":[180],"Finally,":[181],"proposed":[183],"can":[185],"easily":[186],"be":[187],"applied":[188],"other":[190]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}