{"id":"https://openalex.org/W2560332530","doi":"https://doi.org/10.1109/tc.2016.2636141","title":"PEAF: A Power-Efficient Architecture for SRAM-Based FPGAs Using Reconfigurable Hard Logic Design in Dark Silicon Era","display_name":"PEAF: A Power-Efficient Architecture for SRAM-Based FPGAs Using Reconfigurable Hard Logic Design in Dark Silicon Era","publication_year":2016,"publication_date":"2016-12-06","ids":{"openalex":"https://openalex.org/W2560332530","doi":"https://doi.org/10.1109/tc.2016.2636141","mag":"2560332530"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2016.2636141","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2016.2636141","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027790439","display_name":"Zahra Ebrahimi","orcid":"https://orcid.org/0000-0002-0727-3584"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Zahra Ebrahimi","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060490428","display_name":"Behnam Khaleghi","orcid":"https://orcid.org/0000-0002-3655-0501"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Behnam Khaleghi","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088069234","display_name":"Hossein Asadi","orcid":"https://orcid.org/0000-0002-0264-3865"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hossein Asadi","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I133529467"],"apc_list":null,"apc_paid":null,"fwci":1.026,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.78897714,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"66","issue":"6","first_page":"982","last_page":"995"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.751248836517334},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.7156217694282532},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6247904300689697},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6227524280548096},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5921558141708374},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5103468298912048},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4942755699157715},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4755934178829193},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.46795427799224854},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4658437967300415},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.4397212862968445},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4239535629749298},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3322790861129761},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3294467031955719},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.23654517531394958},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21378692984580994},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2029080092906952},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1836262047290802},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.12770187854766846},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11581864953041077}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.751248836517334},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.7156217694282532},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6247904300689697},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6227524280548096},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5921558141708374},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5103468298912048},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4942755699157715},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4755934178829193},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.46795427799224854},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4658437967300415},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.4397212862968445},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4239535629749298},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3322790861129761},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3294467031955719},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.23654517531394958},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21378692984580994},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2029080092906952},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1836262047290802},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.12770187854766846},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11581864953041077},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.2016.2636141","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2016.2636141","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6600000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W219305020","https://openalex.org/W1503082651","https://openalex.org/W1626377047","https://openalex.org/W1963818365","https://openalex.org/W1967542252","https://openalex.org/W1969720574","https://openalex.org/W1977850862","https://openalex.org/W1984981318","https://openalex.org/W2005602803","https://openalex.org/W2013188870","https://openalex.org/W2018062740","https://openalex.org/W2023900486","https://openalex.org/W2029663117","https://openalex.org/W2035626076","https://openalex.org/W2041557219","https://openalex.org/W2045617353","https://openalex.org/W2053857784","https://openalex.org/W2065849008","https://openalex.org/W2069411775","https://openalex.org/W2072249022","https://openalex.org/W2095258817","https://openalex.org/W2102047509","https://openalex.org/W2112037954","https://openalex.org/W2113645429","https://openalex.org/W2115509116","https://openalex.org/W2128473621","https://openalex.org/W2133287836","https://openalex.org/W2133743520","https://openalex.org/W2137663768","https://openalex.org/W2137978438","https://openalex.org/W2150667885","https://openalex.org/W2315730973","https://openalex.org/W2612407642","https://openalex.org/W3143008962","https://openalex.org/W6642532076","https://openalex.org/W6698938642"],"related_works":["https://openalex.org/W2366554144","https://openalex.org/W2185135835","https://openalex.org/W2003435315","https://openalex.org/W2024574431","https://openalex.org/W4239932082","https://openalex.org/W2083030004","https://openalex.org/W1969702848","https://openalex.org/W2140645577","https://openalex.org/W2477477398","https://openalex.org/W2113469110"],"abstract_inverted_index":{"Significant":[0],"increase":[1],"of":[2,12,23,44,85,101,135,159],"static":[3,176],"power":[4,40,55,86,147,177],"in":[5,26,49,72,226],"nano-CMOS":[6],"era":[7],"and,":[8],"subsequently,":[9],"the":[10,83,111,151,174,192,219],"end":[11],"Dennard":[13],"scaling":[14],"has":[15],"put":[16],"a":[17,45,92,107,128,133,156],"Power":[18],"Wall":[19],"to":[20,34,138,144],"further":[21],"integration":[22],"CMOS":[24],"technology":[25],"Field-Programmable":[27],"Gate":[28],"Arrays":[29],"(FPGAs).":[30],"An":[31],"efficient":[32],"solution":[33],"cope":[35],"with":[36,168,222],"this":[37],"obstacle":[38],"is":[39,142,190,196],"gating":[41,56,87],"inactive":[42],"fractions":[43],"single":[46],"die,":[47],"resulting":[48],"Dark":[50],"Silicon.":[51],"Previous":[52],"studies":[53,74],"employing":[54,127],"on":[57,63,99,181],"SRAM-based":[58],"FPGAs":[59,96],"have":[60],"primarily":[61],"focused":[62],"using":[64],"large-input":[65],"Look-up":[66],"Tables":[67],"(LUTs).":[68],"The":[69],"architectures":[70],"proposed":[71,112],"such":[73],"inherently":[75],"suffer":[76],"from":[77],"poor":[78],"logic":[79,124,136],"utilization":[80],"which":[81],"limits":[82],"benefits":[84],"techniques.":[88],"This":[89,189],"paper":[90],"proposes":[91],"Power-Efficient":[93],"Architecture":[94],"for":[95],"(PEAF)":[97],"based":[98],"combination":[100],"Reconfigurable":[102],"Hard":[103],"Logics":[104],"(RHLs)":[105],"and":[106,163,178,185],"small-input":[108],"LUT.":[109],"In":[110],"architecture,":[113,171],"we":[114],"selectively":[115],"turn":[116],"off":[117],"unused":[118],"RHLs":[119],"and/or":[120],"LUTs":[121],"within":[122],"each":[123],"block":[125],"by":[126,183,199,206],"reconfigurable":[129],"controller.":[130],"By":[131],"mapping":[132],"majority":[134],"functions":[137],"simple-design":[139],"RHLs,":[140],"PEAF":[141,172,202],"able":[143],"significantly":[145],"improve":[146],"efficiency":[148],"without":[149],"deteriorating":[150],"performance.":[152],"Experimental":[153],"results":[154],"over":[155],"comprehensive":[157],"set":[158],"benchmarks":[160],"(MCNC,":[161],"IWLS'05,":[162],"VTR)":[164],"demonstrate":[165],"that":[166],"compared":[167],"baseline":[169],"four-LUT":[170],"reduces":[173],"total":[175,204],"Power-Delay-Product":[179],"(PDP),":[180],"average,":[182],"24.5":[184],"21.7":[186],"percent,":[187,208],"respectively.":[188],"while":[191],"overall":[193],"system":[194],"performance":[195],"also":[197],"improved":[198],"1.8":[200],"percent.":[201],"increases":[203],"area":[205,216],"18.9":[207],"however,":[209],"it":[210],"still":[211],"occupies":[212],"22.1":[213],"percent":[214,224],"less":[215],"footprint":[217],"than":[218],"six-LUT":[220],"architecture":[221],"31.5":[223],"improvement":[225],"PDP.":[227]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2}],"updated_date":"2026-07-17T09:13:05.818461","created_date":"2025-10-10T00:00:00"}