{"id":"https://openalex.org/W2540277183","doi":"https://doi.org/10.1109/tc.2016.2621758","title":"Improving 3D DRAM Fault Tolerance Through Weak Cell Aware Error Correction","display_name":"Improving 3D DRAM Fault Tolerance Through Weak Cell Aware Error Correction","publication_year":2016,"publication_date":"2016-10-26","ids":{"openalex":"https://openalex.org/W2540277183","doi":"https://doi.org/10.1109/tc.2016.2621758","mag":"2540277183"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2016.2621758","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2016.2621758","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100446064","display_name":"Hao Wang","orcid":"https://orcid.org/0000-0001-9301-5989"},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hao Wang","raw_affiliation_strings":["Department of Electrical, Computer and System Engineering, Rensselaer Polytechnic Institute, Troy, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical, Computer and System Engineering, Rensselaer Polytechnic Institute, Troy, NY","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101481096","display_name":"Kai Zhao","orcid":"https://orcid.org/0009-0002-3033-9921"},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kai Zhao","raw_affiliation_strings":["Department of Electrical, Computer and System Engineering, Rensselaer Polytechnic Institute, Troy, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical, Computer and System Engineering, Rensselaer Polytechnic Institute, Troy, NY","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112516705","display_name":"Minjie Lv","orcid":null},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Minjie Lv","raw_affiliation_strings":["Institute of Artificial Intelligence and Robotics, Xi\u2019an Jiaotong University, Xi\u2019an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Artificial Intelligence and Robotics, Xi\u2019an Jiaotong University, Xi\u2019an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100387436","display_name":"Xuebin Zhang","orcid":"https://orcid.org/0000-0001-7869-3730"},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xuebin Zhang","raw_affiliation_strings":["Department of Electrical, Computer and System Engineering, Rensselaer Polytechnic Institute, Troy, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical, Computer and System Engineering, Rensselaer Polytechnic Institute, Troy, NY","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100706029","display_name":"Hongbin Sun","orcid":"https://orcid.org/0000-0003-2153-2906"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongbin Sun","raw_affiliation_strings":["Institute of Artificial Intelligence and Robotics, Xi\u2019an Jiaotong University, Xi\u2019an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Artificial Intelligence and Robotics, Xi\u2019an Jiaotong University, Xi\u2019an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113836434","display_name":"Tong Zhang","orcid":"https://orcid.org/0000-0003-0985-7986"},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tong Zhang","raw_affiliation_strings":["Department of Electrical, Computer and System Engineering, Rensselaer Polytechnic Institute, Troy, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical, Computer and System Engineering, Rensselaer Polytechnic Institute, Troy, NY","institution_ids":["https://openalex.org/I165799507"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":0.2945,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.65525342,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"66","issue":"5","first_page":"820","last_page":"833"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9368278980255127},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7015407681465149},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.6661263704299927},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6624512672424316},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.6434540152549744},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6160309314727783},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.520659327507019},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4850682318210602},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.4782613515853882},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4656639099121094},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.436576783657074},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3324854373931885},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.1930706799030304},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16833290457725525},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1667851209640503},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.15742340683937073},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1370229721069336},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.12680476903915405}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9368278980255127},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7015407681465149},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.6661263704299927},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6624512672424316},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.6434540152549744},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6160309314727783},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.520659327507019},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4850682318210602},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.4782613515853882},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4656639099121094},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.436576783657074},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3324854373931885},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.1930706799030304},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16833290457725525},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1667851209640503},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.15742340683937073},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1370229721069336},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.12680476903915405}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.2016.2621758","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2016.2621758","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":46,"referenced_works":["https://openalex.org/W1594652978","https://openalex.org/W1680011003","https://openalex.org/W1966282149","https://openalex.org/W1970426108","https://openalex.org/W1975594511","https://openalex.org/W1981220134","https://openalex.org/W1983096721","https://openalex.org/W1983178358","https://openalex.org/W1990176214","https://openalex.org/W2000042691","https://openalex.org/W2005316070","https://openalex.org/W2010401603","https://openalex.org/W2025474944","https://openalex.org/W2026804797","https://openalex.org/W2033007538","https://openalex.org/W2036853599","https://openalex.org/W2043596839","https://openalex.org/W2060397112","https://openalex.org/W2065171379","https://openalex.org/W2082375193","https://openalex.org/W2102449048","https://openalex.org/W2112768159","https://openalex.org/W2118231788","https://openalex.org/W2120591095","https://openalex.org/W2128414660","https://openalex.org/W2131413854","https://openalex.org/W2135778569","https://openalex.org/W2138146350","https://openalex.org/W2157600141","https://openalex.org/W2159216681","https://openalex.org/W2162442687","https://openalex.org/W2162639668","https://openalex.org/W2345204747","https://openalex.org/W2474451066","https://openalex.org/W2543205889","https://openalex.org/W2998915116","https://openalex.org/W3003432522","https://openalex.org/W3125984961","https://openalex.org/W3139689176","https://openalex.org/W4243406756","https://openalex.org/W4292169167","https://openalex.org/W4292926198","https://openalex.org/W6637550838","https://openalex.org/W6644356188","https://openalex.org/W6650262997","https://openalex.org/W6671305378"],"related_works":["https://openalex.org/W4386903460","https://openalex.org/W2536264121","https://openalex.org/W2516517078","https://openalex.org/W2900372418","https://openalex.org/W2338545698","https://openalex.org/W4382618825","https://openalex.org/W2924367614","https://openalex.org/W2181692804","https://openalex.org/W4221167253","https://openalex.org/W2912837441"],"abstract_inverted_index":{"Although":[0],"the":[1,9,13,20,41,48,54,60,102,110,115,130,135,176,198,217,222,237,255,272,277,281,296,316],"emerging":[2],"3D":[3,80,95,122,136,146,268],"DRAM":[4,45,81,96,119,123,125,137,147,161,269,302],"products":[5],"can":[6,36,58,72,88,127,153,195,235],"significantly":[7],"improve":[8],"computing":[10,313],"system":[11],"performance,":[12],"relatively":[14],"high":[15,243],"cost":[16,43,50,56,61,279],"is":[17,172],"one":[18],"of":[19,44,63,113,178,184,200,225,241,253,312],"most":[21],"critical":[22],"issues":[23],"that":[24,284,319],"prevent":[25],"their":[26],"wide":[27],"real-life":[28],"adoption.":[29],"Intuitively,":[30],"a":[31,69,74,145,155,310],"strong":[32,157],"memory":[33,64,91,265],"fault":[34,65,92,148],"tolerance":[35,93,149,158],"be":[37,73],"leveraged":[38],"to":[39,132,159,173],"reduce":[40,52],"fabrication":[42,55],"dies,":[46],"and":[47,105,118,167,181,208,216,246,250,280,301,315],"total":[49,111],"will":[51],"if":[53,248],"saving":[57],"off-set":[59],"overhead":[62,224],"tolerance.":[66],"Nevertheless,":[67],"such":[68],"simple":[70],"concept":[71],"practically":[75],"viable":[76],"option":[77],"only":[78,286,323],"for":[79],"because:":[82],"(1)":[83],"The":[84,170],"stacked":[85],"logic":[86,116,297],"die":[87,117],"solely":[89],"implement":[90],"inside":[94,121],"chips,":[97,124],"obviating":[98],"any":[99],"changes":[100],"on":[101,295,331],"host":[103],"CPUs":[104],"CPU-DRAM":[106],"interfaces.":[107],"(2)":[108],"With":[109],"ownership":[112],"both":[114],"dies":[120],"manufacturers":[126],"fully":[128],"exploit":[129],"potential":[131],"truly":[133],"minimize":[134],"bit":[138],"cost.":[139],"Following":[140],"this":[141,192,232,320],"intuition,":[142],"we":[143,275,304],"developed":[144],"design":[150,193,233,321],"strategy.":[151],"It":[152],"achieve":[154],"very":[156,164],"weak":[160,179,201,205,238,256],"cells":[162,180,257],"at":[163],"small":[165],"redundancy":[166,223],"latency":[168],"overhead.":[169],"key":[171],"cohesively":[174],"leverage":[175],"detectability":[177],"runtime":[182],"configurability":[183],"error":[185],"correction":[186],"code":[187],"(ECC)":[188],"decoding.":[189],"In":[190],"addition,":[191],"strategy":[194,234],"gracefully":[196],"embrace":[197],"inaccuracy":[199],"cell":[202,206,239],"detection":[203],"(e.g.,":[204],"miss-detection":[207],"false-detection).":[209],"We":[210],"carried":[211,306],"out":[212,307],"thorough":[213],"mathematical":[214],"analysis,":[215],"results":[218,282,317],"show":[219,283,318],"that,":[220],"under":[221],"1:8":[226],"(same":[227],"as":[228,242,244,271],"today's":[229],"ECC":[230],"DIMM),":[231],"tolerate":[236],"rate":[240],"10-4":[245],"6x10-5":[247],"100":[249],"90":[251],"percent":[252,328],"all":[254],"are":[258],"known":[259],"in":[260],"prior.":[261],"Using":[262,299],"Micron's":[263],"hybrid":[264],"cube":[266],"(HMC)":[267],"chips":[270],"test":[273],"vehicle,":[274],"evaluated":[276],"implementation":[278],"it":[285],"consumes":[287],"less":[288,325],"than":[289,326],"0.4":[290],"mm2":[291],"(45":[292],"nm":[293],"node)":[294],"die.":[298],"CPU":[300],"simulators,":[303],"further":[305],"simulations":[308],"over":[309],"variety":[311],"benchmarks":[314],"solution":[322],"incurs":[324],"2":[327],"performance":[329],"degradation":[330],"average.":[332]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}