{"id":"https://openalex.org/W2529424151","doi":"https://doi.org/10.1109/tc.2016.2614819","title":"Exact Response Time Analysis for Fixed Priority Memory-Processor Co-Scheduling","display_name":"Exact Response Time Analysis for Fixed Priority Memory-Processor Co-Scheduling","publication_year":2016,"publication_date":"2016-10-03","ids":{"openalex":"https://openalex.org/W2529424151","doi":"https://doi.org/10.1109/tc.2016.2614819","mag":"2529424151"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2016.2614819","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2016.2614819","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://eprints.whiterose.ac.uk/id/eprint/106081/1/ExactMC.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016987503","display_name":"Alessandra Melani","orcid":"https://orcid.org/0000-0002-5746-7803"},"institutions":[{"id":"https://openalex.org/I162290304","display_name":"Scuola Superiore Sant'Anna","ror":"https://ror.org/025602r80","country_code":"IT","type":"education","lineage":["https://openalex.org/I162290304"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandra Melani","raw_affiliation_strings":["TeCIP Institute, Scuola Superiore Sant'Anna, Pisa, Italy","SSSUP - Scuola Universitaria Superiore Sant'Anna [Pisa] (Piazza Martiri della Libert\u00e0 33 - 56127 Pisa - Italy)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TeCIP Institute, Scuola Superiore Sant'Anna, Pisa, Italy","institution_ids":["https://openalex.org/I162290304"]},{"raw_affiliation_string":"SSSUP - Scuola Universitaria Superiore Sant'Anna [Pisa] (Piazza Martiri della Libert\u00e0 33 - 56127 Pisa - Italy)","institution_ids":["https://openalex.org/I162290304"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106522626","display_name":"Marko Bertogna","orcid":"https://orcid.org/0000-0003-2115-4853"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]},{"id":"https://openalex.org/I162290304","display_name":"Scuola Superiore Sant'Anna","ror":"https://ror.org/025602r80","country_code":"IT","type":"education","lineage":["https://openalex.org/I162290304"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marko Bertogna","raw_affiliation_strings":["TeCIP Institute, Scuola Superiore Sant'Anna, Pisa, Italy","UNIMORE - Universit\u00e0 degli Studi di Modena e Reggio Emilia = University of Modena and Reggio Emilia ( 41121 Modena / 42121 Reggio Emilia - Italy)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TeCIP Institute, Scuola Superiore Sant'Anna, Pisa, Italy","institution_ids":["https://openalex.org/I162290304"]},{"raw_affiliation_string":"UNIMORE - Universit\u00e0 degli Studi di Modena e Reggio Emilia = University of Modena and Reggio Emilia ( 41121 Modena / 42121 Reggio Emilia - Italy)","institution_ids":["https://openalex.org/I122346577"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053094557","display_name":"Robert I. Davis","orcid":"https://orcid.org/0000-0002-5772-0928"},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["FR","GB"],"is_corresponding":false,"raw_author_name":"Robert I. Davis","raw_affiliation_strings":["INRIA-Paris, Paris, France","University of York, York, United Kingdom","University of York [York, UK] (Heslington, York, YO10 5DD - United Kingdom)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INRIA-Paris, Paris, France","institution_ids":["https://openalex.org/I1326498283"]},{"raw_affiliation_string":"University of York, York, United Kingdom","institution_ids":["https://openalex.org/I52099693"]},{"raw_affiliation_string":"University of York [York, UK] (Heslington, York, YO10 5DD - United Kingdom)","institution_ids":["https://openalex.org/I52099693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039816271","display_name":"Vincenzo Bonifaci","orcid":"https://orcid.org/0000-0001-9038-6901"},"institutions":[{"id":"https://openalex.org/I4210162062","display_name":"Istituto di Analisi dei Sistemi ed Informatica Antonio Ruberti","ror":"https://ror.org/054ye0e45","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210155236","https://openalex.org/I4210162062"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Vincenzo Bonifaci","raw_affiliation_strings":["Istituto di Analisi dei Sistemi ed Informatica, CNR, Rome, Italy","IASI - Istituto di Analisi dei Sistemi ed Informatica \u201cAntonio Ruberti\u201d (Viale Manzoni 30 00185 Roma - Italy)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Istituto di Analisi dei Sistemi ed Informatica, CNR, Rome, Italy","institution_ids":["https://openalex.org/I4210162062"]},{"raw_affiliation_string":"IASI - Istituto di Analisi dei Sistemi ed Informatica \u201cAntonio Ruberti\u201d (Viale Manzoni 30 00185 Roma - Italy)","institution_ids":["https://openalex.org/I4210162062"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064823807","display_name":"Alberto Marchetti-Spaccamela","orcid":"https://orcid.org/0000-0002-7991-4416"},"institutions":[{"id":"https://openalex.org/I100532134","display_name":"Universit\u00e9 Claude Bernard Lyon 1","ror":"https://ror.org/029brtt94","country_code":"FR","type":"education","lineage":["https://openalex.org/I100532134","https://openalex.org/I203339264"]},{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["FR","IT"],"is_corresponding":false,"raw_author_name":"Alberto Marchetti-Spaccamela","raw_affiliation_strings":["Sapienza University of Rome, Rome, Italy","ERABLE - Equipe de recherche europ\u00e9enne en algorithmique et biologie formelle et exp\u00e9rimentale (Universit\u00e9 Claude Bernard (Lyon 1), \r\nCampus DOUA\r\n43, Boulevard du 11 Novembre 1918\r\n69622 Villeurbanne cedex - France)","UNIROMA - Universit\u00e0 degli Studi di Roma 'La Sapienza' = Sapienza University [Rome] (Piazzale Aldo Moro 5, 00185 Roma - Italy)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sapienza University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"ERABLE - Equipe de recherche europ\u00e9enne en algorithmique et biologie formelle et exp\u00e9rimentale (Universit\u00e9 Claude Bernard (Lyon 1), \r\nCampus DOUA\r\n43, Boulevard du 11 Novembre 1918\r\n69622 Villeurbanne cedex - France)","institution_ids":["https://openalex.org/I100532134"]},{"raw_affiliation_string":"UNIROMA - Universit\u00e0 degli Studi di Roma 'La Sapienza' = Sapienza University [Rome] (Piazzale Aldo Moro 5, 00185 Roma - Italy)","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024920325","display_name":"Giorgio Buttazzo","orcid":"https://orcid.org/0000-0003-4959-4017"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]},{"id":"https://openalex.org/I162290304","display_name":"Scuola Superiore Sant'Anna","ror":"https://ror.org/025602r80","country_code":"IT","type":"education","lineage":["https://openalex.org/I162290304"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giorgio Buttazzo","raw_affiliation_strings":["University of Modena and Reggio-Emilia, Modena, Italy","SSSUP - Scuola Universitaria Superiore Sant'Anna [Pisa] (Piazza Martiri della Libert\u00e0 33 - 56127 Pisa - Italy)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Modena and Reggio-Emilia, Modena, Italy","institution_ids":["https://openalex.org/I122346577"]},{"raw_affiliation_string":"SSSUP - Scuola Universitaria Superiore Sant'Anna [Pisa] (Piazza Martiri della Libert\u00e0 33 - 56127 Pisa - Italy)","institution_ids":["https://openalex.org/I162290304"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.5636,"has_fulltext":true,"cited_by_count":15,"citation_normalized_percentile":{"value":0.89326661,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"66","issue":"4","first_page":"631","last_page":"646"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9850999712944031,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8773675560951233},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6153120398521423},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5282979011535645},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5075510740280151},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.4708264172077179},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.4391739070415497},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.4296965003013611},{"id":"https://openalex.org/keywords/execution-time","display_name":"Execution time","score":0.42003148794174194},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.37809687852859497},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.27785438299179077},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.21839526295661926},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.14999914169311523}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8773675560951233},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6153120398521423},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5282979011535645},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5075510740280151},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4708264172077179},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.4391739070415497},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.4296965003013611},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.42003148794174194},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.37809687852859497},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.27785438299179077},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.21839526295661926},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.14999914169311523},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":6,"locations":[{"id":"doi:10.1109/tc.2016.2614819","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2016.2614819","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},{"id":"pmh:oai:eprints.whiterose.ac.uk:106081","is_oa":true,"landing_page_url":"https://orcid.org/0000-0002-5772-0928>","pdf_url":"https://eprints.whiterose.ac.uk/id/eprint/106081/1/ExactMC.pdf","source":{"id":"https://openalex.org/S4306400854","display_name":"White Rose Research Online (University of Leeds, The University of Sheffield, University of York)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2800616092","host_organization_name":"White Rose University Consortium","host_organization_lineage":["https://openalex.org/I2800616092"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"PeerReviewed"},{"id":"pmh:oai:iris.unimore.it:11380/1118772","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1118772","pdf_url":"https://iris.unimore.it/bitstream/11380/1118772/1/TC16-2.pdf","source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:iris.uniroma1.it:11573/949062","is_oa":true,"landing_page_url":"http://hdl.handle.net/11573/949062","pdf_url":"https://iris.uniroma1.it/bitstream/11573/949062/2/Melani_Postprint_Exact-Response-Time_2017.pdf","source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:HAL:hal-01556792v1","is_oa":true,"landing_page_url":"https://inria.hal.science/hal-01556792","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Computers, 2017, 66, pp.631 - 646. ⟨10.1109/TC.2016.2614819⟩","raw_type":"Journal articles"},{"id":"pmh:oai:iris.uniroma3.it:11590/381906","is_oa":true,"landing_page_url":"http://hdl.handle.net/11590/381906","pdf_url":null,"source":{"id":"https://openalex.org/S4377196120","display_name":"Iris (Roma Tre University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I119003972","host_organization_name":"Roma Tre University","host_organization_lineage":["https://openalex.org/I119003972"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:eprints.whiterose.ac.uk:106081","is_oa":true,"landing_page_url":"https://orcid.org/0000-0002-5772-0928>","pdf_url":"https://eprints.whiterose.ac.uk/id/eprint/106081/1/ExactMC.pdf","source":{"id":"https://openalex.org/S4306400854","display_name":"White Rose Research Online (University of Leeds, The University of Sheffield, University of York)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2800616092","host_organization_name":"White Rose University Consortium","host_organization_lineage":["https://openalex.org/I2800616092"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"PeerReviewed"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4895334076","display_name":null,"funder_award_id":"688860","funder_id":"https://openalex.org/F4320332999","funder_display_name":"Horizon 2020 Framework Programme"},{"id":"https://openalex.org/G4937468798","display_name":null,"funder_award_id":"H2020","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G5045220161","display_name":null,"funder_award_id":"H2020","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G641433499","display_name":"High-Performance Real-time Architectures for Low-Power Embedded Systems","funder_award_id":"688860","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G8555633116","display_name":"Mixed Criticality Embedded Systems on Many-Core Platforms","funder_award_id":"EP/K011626/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G8745581620","display_name":null,"funder_award_id":"EP/K011626/1","funder_id":"https://openalex.org/F4320308291","funder_display_name":"Millennium Challenge Corporation"}],"funders":[{"id":"https://openalex.org/F4320308291","display_name":"Millennium Challenge Corporation","ror":"https://ror.org/0539hqx70"},{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320332999","display_name":"Horizon 2020 Framework Programme","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2529424151.pdf","grobid_xml":"https://content.openalex.org/works/W2529424151.grobid-xml"},"referenced_works_count":76,"referenced_works":["https://openalex.org/W36750305","https://openalex.org/W180879654","https://openalex.org/W194244820","https://openalex.org/W1022426812","https://openalex.org/W1492601037","https://openalex.org/W1513791477","https://openalex.org/W1555915743","https://openalex.org/W1573956714","https://openalex.org/W1604530876","https://openalex.org/W1606775714","https://openalex.org/W1897593416","https://openalex.org/W1921876843","https://openalex.org/W1972868674","https://openalex.org/W1990383399","https://openalex.org/W2011497488","https://openalex.org/W2015717967","https://openalex.org/W2018115912","https://openalex.org/W2019944217","https://openalex.org/W2024085737","https://openalex.org/W2024105885","https://openalex.org/W2042979415","https://openalex.org/W2050474377","https://openalex.org/W2056227251","https://openalex.org/W2061663604","https://openalex.org/W2064207294","https://openalex.org/W2066719875","https://openalex.org/W2070854370","https://openalex.org/W2077522094","https://openalex.org/W2078375802","https://openalex.org/W2086061827","https://openalex.org/W2096147951","https://openalex.org/W2102037529","https://openalex.org/W2104067036","https://openalex.org/W2109488193","https://openalex.org/W2113869348","https://openalex.org/W2120989418","https://openalex.org/W2122969894","https://openalex.org/W2124262702","https://openalex.org/W2127467256","https://openalex.org/W2135362168","https://openalex.org/W2141440050","https://openalex.org/W2141654155","https://openalex.org/W2142206559","https://openalex.org/W2144856846","https://openalex.org/W2148016091","https://openalex.org/W2148589677","https://openalex.org/W2151208617","https://openalex.org/W2153144242","https://openalex.org/W2155837078","https://openalex.org/W2155936102","https://openalex.org/W2158931957","https://openalex.org/W2161734639","https://openalex.org/W2163007708","https://openalex.org/W2164348333","https://openalex.org/W2165172064","https://openalex.org/W2167631583","https://openalex.org/W2168902131","https://openalex.org/W2169778797","https://openalex.org/W2170935076","https://openalex.org/W2227456494","https://openalex.org/W2238437571","https://openalex.org/W2267268515","https://openalex.org/W2345365478","https://openalex.org/W2725179571","https://openalex.org/W3145162387","https://openalex.org/W4237834775","https://openalex.org/W4249375216","https://openalex.org/W4253777384","https://openalex.org/W4301503084","https://openalex.org/W6601452261","https://openalex.org/W6607415799","https://openalex.org/W6607920450","https://openalex.org/W6634365586","https://openalex.org/W6636262081","https://openalex.org/W6682155607","https://openalex.org/W6684791310"],"related_works":["https://openalex.org/W2334181344","https://openalex.org/W4293054943","https://openalex.org/W2558276258","https://openalex.org/W2401095501","https://openalex.org/W4243333834","https://openalex.org/W2753615087","https://openalex.org/W2544746963","https://openalex.org/W3008068282","https://openalex.org/W2136268150","https://openalex.org/W4288419222"],"abstract_inverted_index":{"Recent":[0],"technological":[1],"advances":[2],"have":[3,52],"led":[4],"to":[5,32,55,75,209,213,235],"an":[6,80,183,240],"increasing":[7],"gap":[8,35],"between":[9],"memory":[10,15,44,64,77,91,95,115],"and":[11,36,71,79,96,116,182],"processor":[12,25,39],"performance,":[13],"since":[14],"bandwidth":[16],"is":[17,87,173,191,212],"progressing":[18],"at":[19,152],"a":[20,63,108,126,148,170,206,229],"much":[21],"slower":[22],"pace":[23],"than":[24],"bandwidth.":[26],"Pre-fetching":[27],"techniques":[28,227],"are":[29,73],"traditionally":[30],"used":[31],"bridge":[33],"this":[34,47],"achieve":[37,210],"high":[38,43],"utilization":[40],"while":[41],"tolerating":[42],"latencies.":[45],"Following":[46],"trend,":[48],"new":[49],"computational":[50],"models":[51],"been":[53],"proposed":[54,226],"split":[56],"task":[57,86,163],"execution":[58,81,97,117,237],"in":[59,66,83],"two":[60,219],"consecutive":[61],"phases:":[62],"phase":[65,82],"which":[67,84],"the":[68,85,102,130,142,155,160,196,218,225,245],"required":[69],"instructions":[70],"data":[72],"pre-fetched":[74],"local":[76],"(M-phase),":[78],"executed":[88],"with":[89,141,159,179,188,233],"no":[90],"contention":[92],"(C-phase).":[93],"Decoupling":[94],"phases":[98,118],"not":[99],"only":[100],"simplifies":[101],"timing":[103],"analysis,":[104],"but":[105],"also":[106],"allows":[107],"more":[109,248],"efficient":[110,249],"(and":[111],"predictable)":[112],"pipelining":[113],"of":[114,132,198,247],"through":[119],"proper":[120],"co-scheduling":[121,134],"algorithms.":[122],"This":[123],"paper":[124],"takes":[125],"further":[127],"step":[128],"towards":[129,244],"design":[131,246],"smart":[133],"algorithms":[135],"for":[136,175,201,217],"sporadic":[137],"real-time":[138],"tasks":[139,177],"complying":[140],"memory-computation":[143],"(M/C)":[144],"model,":[145],"by":[146],"proposing":[147],"theoretical":[149],"framework":[150],"aimed":[151],"tightly":[153],"characterizing":[154],"schedulability":[156,231],"improvement":[157,232],"obtainable":[158],"adopted":[161],"M/C":[162,176,202],"model":[164],"on":[165],"single-core":[166],"systems.":[167,252],"In":[168],"particular,":[169],"critical":[171],"instant":[172],"identified":[174],"scheduled":[178],"fixed":[180],"priority":[181,199],"exact":[184],"response":[185],"time":[186],"analysis":[187],"pseudo-polynomial":[189],"complexity":[190],"provided.":[192],"Then,":[193],"we":[194],"investigate":[195],"problem":[197],"assignment":[200],"tasks,":[203],"showing":[204],"that":[205,224],"necessary":[207],"condition":[208],"optimality":[211],"allow":[214],"different":[215],"priorities":[216],"phases.":[220],"Our":[221],"experiments":[222],"show":[223],"provide":[228],"significant":[230],"respect":[234],"classic":[236],"models,":[238],"placing":[239],"important":[241],"building":[242],"block":[243],"partitioned":[250],"multi-core":[251]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3}],"updated_date":"2026-06-16T09:24:06.705377","created_date":"2025-10-10T00:00:00"}