{"id":"https://openalex.org/W2293894704","doi":"https://doi.org/10.1109/tc.2016.2527138","title":"Guest Editors\u2019 Introduction: Special Section on Emerging Memory Technologies in Very Large Scale Computing and Storage Systems","display_name":"Guest Editors\u2019 Introduction: Special Section on Emerging Memory Technologies in Very Large Scale Computing and Storage Systems","publication_year":2016,"publication_date":"2016-03-10","ids":{"openalex":"https://openalex.org/W2293894704","doi":"https://doi.org/10.1109/tc.2016.2527138","mag":"2293894704"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2016.2527138","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2016.2527138","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/219364","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088069234","display_name":"Hossein Asadi","orcid":"https://orcid.org/0000-0002-0264-3865"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Hossein Asadi","raw_affiliation_strings":["Sharif University of Technology"],"affiliations":[{"raw_affiliation_string":"Sharif University of Technology","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020575991","display_name":"Paolo Ienne","orcid":"https://orcid.org/0000-0002-6142-7345"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Paolo Ienne","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EFPL)"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EFPL)","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040238844","display_name":"Hamid Sarbazi\u2010Azad","orcid":"https://orcid.org/0000-0003-4079-8603"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]},{"id":"https://openalex.org/I4210146419","display_name":"Institute for Research in Fundamental Sciences","ror":"https://ror.org/04xreqs31","country_code":"IR","type":"facility","lineage":["https://openalex.org/I4210146419"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hamid Sarbazi-Azad","raw_affiliation_strings":["Sharif University of Technology and Institute for Research in Fundamental Sciences (IPM)"],"affiliations":[{"raw_affiliation_string":"Sharif University of Technology and Institute for Research in Fundamental Sciences (IPM)","institution_ids":["https://openalex.org/I4210146419","https://openalex.org/I133529467"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5088069234"],"corresponding_institution_ids":["https://openalex.org/I133529467"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.01276859,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"65","issue":"4","first_page":"1006","last_page":"1009"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9811999797821045,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9757000207901001,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.763159990310669},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6782668232917786},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6157687902450562},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.6017903089523315},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5983949303627014},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5779309272766113},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5573973655700684},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5475170016288757},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.532254159450531},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.5133315920829773},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.47349080443382263},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.46680381894111633},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.460845947265625},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.4396460950374603},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43694159388542175},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.418423056602478},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.3895057141780853},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3024490475654602},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23144030570983887}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.763159990310669},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6782668232917786},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6157687902450562},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.6017903089523315},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5983949303627014},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5779309272766113},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5573973655700684},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5475170016288757},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.532254159450531},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.5133315920829773},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.47349080443382263},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.46680381894111633},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.460845947265625},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.4396460950374603},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43694159388542175},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.418423056602478},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.3895057141780853},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3024490475654602},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23144030570983887}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tc.2016.2527138","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2016.2527138","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},{"id":"pmh:oai:infoscience.epfl.ch:219364","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/219364","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"pmh:oai:infoscience.tind.io:219364","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/127369","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"research article"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:219364","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/219364","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8299999833106995,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4238754064","https://openalex.org/W2340699851","https://openalex.org/W2546565930","https://openalex.org/W2903040985","https://openalex.org/W2188534734","https://openalex.org/W1981423095","https://openalex.org/W4220972538","https://openalex.org/W2041271371","https://openalex.org/W2293894704","https://openalex.org/W3163082695"],"abstract_inverted_index":{"The":[0,20,115],"eleven":[1],"papers":[2],"in":[3,36,87,145],"this":[4],"special":[5],"section":[6],"focus":[7],"on":[8],"both":[9,25],"system-":[10],"and":[11,17,27,38,53,68,74,134,154,159,163],"circuit-level":[12],"aspects":[13],"of":[14,44,77,97,111,118],"emerging":[15,45,88,119],"memory":[16,33,46,67,80,89,120],"storage":[18,26,39],"technologies.":[19,47,90],"overwhelmingly":[21],"increasing":[22],"demand":[23],"for":[24,63],"computation":[28],"necessitates":[29],"revisiting":[30],"the":[31,92,108,146],"traditional":[32,79],"subsystems":[34],"used":[35,62],"processors":[37],"systems":[40],"to":[41,84,105,131,141,150,156,164,168],"take":[42],"advantage":[43],"Dynamic":[48],"Random":[49,55],"Access":[50,56],"Memory":[51,57],"(DRAM)":[52],"Static":[54],"(SRAM)":[58],"have":[59,82,101,138],"been":[60],"ubiquitously":[61],"decades":[64],"as":[65,69,123],"main":[66],"on-chip":[70],"cache,":[71],"respectively.":[72],"Scaling":[73],"power":[75,125,161],"issues":[76],"these":[78],"technologies":[81,121],"led":[83],"significant":[85],"investment":[86],"On":[91],"other":[93],"hand,":[94],"fundamental":[95],"limitations":[96],"mechanical":[98],"disk":[99],"drives":[100,113],"brought":[102],"great":[103],"attention":[104],"further":[106],"explore":[107],"design":[109],"space":[110],"solid-state":[112],"(SSDs).":[114],"promising":[116],"features":[117],"such":[122],"low":[124],"consumption,":[126,162],"increased":[127],"performance,":[128],"lower":[129],"susceptibility":[130],"particle":[132],"strikes,":[133],"higher":[135],"bit":[136],"density":[137],"prompted":[139],"researchers":[140],"seek":[142],"new":[143,152,166],"organizations":[144],"different":[147],"memory-hierarchy":[148],"levels,":[149],"propose":[151],"circuitry":[153],"algorithms":[155],"improve":[157],"performance":[158],"reduce":[160],"develop":[165],"schemes":[167],"enhance":[169],"system":[170],"reliability.":[171]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}