{"id":"https://openalex.org/W2468531342","doi":"https://doi.org/10.1109/tc.2015.2493527","title":"PRECISION: A Reconfigurable SIMD/MIMD Coprocessor for Computer Vision Systems-on-Chip","display_name":"PRECISION: A Reconfigurable SIMD/MIMD Coprocessor for Computer Vision Systems-on-Chip","publication_year":2015,"publication_date":"2015-10-23","ids":{"openalex":"https://openalex.org/W2468531342","doi":"https://doi.org/10.1109/tc.2015.2493527","mag":"2468531342"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2015.2493527","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2015.2493527","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://minerva.usc.gal/bitstreams/03e1cba5-911d-4e06-9f21-fb331341cb84/download","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103355554","display_name":"Alejandro Nieto","orcid":null},"institutions":[{"id":"https://openalex.org/I200284239","display_name":"Universidade de Santiago de Compostela","ror":"https://ror.org/030eybx10","country_code":"ES","type":"education","lineage":["https://openalex.org/I200284239"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Alejandro Nieto","raw_affiliation_strings":["Centro de Investigaci\u00f3n en Tecnolox\u00edas da Informaci\u00f3n (CITIUS), University of Santiago de Compostela, Campus Vida,, Santiago de Compostela, Spain"],"affiliations":[{"raw_affiliation_string":"Centro de Investigaci\u00f3n en Tecnolox\u00edas da Informaci\u00f3n (CITIUS), University of Santiago de Compostela, Campus Vida,, Santiago de Compostela, Spain","institution_ids":["https://openalex.org/I200284239"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083070796","display_name":"D.L. Vilari\u00f1o","orcid":"https://orcid.org/0000-0002-4405-2924"},"institutions":[{"id":"https://openalex.org/I200284239","display_name":"Universidade de Santiago de Compostela","ror":"https://ror.org/030eybx10","country_code":"ES","type":"education","lineage":["https://openalex.org/I200284239"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"David L. Vilarino","raw_affiliation_strings":["Centro de Investigaci\u00f3n en Tecnolox\u00edas da Informaci\u00f3n (CITIUS), University of Santiago de Compostela, Campus Vida,, Santiago de Compostela, Spain"],"affiliations":[{"raw_affiliation_string":"Centro de Investigaci\u00f3n en Tecnolox\u00edas da Informaci\u00f3n (CITIUS), University of Santiago de Compostela, Campus Vida,, Santiago de Compostela, Spain","institution_ids":["https://openalex.org/I200284239"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077550469","display_name":"V.M. Brea","orcid":"https://orcid.org/0000-0003-0078-0425"},"institutions":[{"id":"https://openalex.org/I200284239","display_name":"Universidade de Santiago de Compostela","ror":"https://ror.org/030eybx10","country_code":"ES","type":"education","lineage":["https://openalex.org/I200284239"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Victor M. Brea","raw_affiliation_strings":["Centro de Investigaci\u00f3n en Tecnolox\u00edas da Informaci\u00f3n (CITIUS), University of Santiago de Compostela, Campus Vida,, Santiago de Compostela, Spain"],"affiliations":[{"raw_affiliation_string":"Centro de Investigaci\u00f3n en Tecnolox\u00edas da Informaci\u00f3n (CITIUS), University of Santiago de Compostela, Campus Vida,, Santiago de Compostela, Spain","institution_ids":["https://openalex.org/I200284239"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103355554"],"corresponding_institution_ids":["https://openalex.org/I200284239"],"apc_list":null,"apc_paid":null,"fwci":0.6022,"has_fulltext":true,"cited_by_count":11,"citation_normalized_percentile":{"value":0.74624292,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"65","issue":"8","first_page":"2548","last_page":"2561"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10627","display_name":"Advanced Image and Video Retrieval Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8870928287506104},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.8052365779876709},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.7619336247444153},{"id":"https://openalex.org/keywords/mimd","display_name":"MIMD","score":0.532177746295929},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5112698078155518},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4864358901977539},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4733923673629761},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.4704125225543976},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.4669778048992157},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.46002712845802307},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.45742926001548767},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.43378329277038574},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39095693826675415},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3698194622993469}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8870928287506104},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.8052365779876709},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.7619336247444153},{"id":"https://openalex.org/C21032095","wikidata":"https://www.wikidata.org/wiki/Q1149237","display_name":"MIMD","level":2,"score":0.532177746295929},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5112698078155518},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4864358901977539},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4733923673629761},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.4704125225543976},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4669778048992157},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.46002712845802307},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.45742926001548767},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.43378329277038574},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39095693826675415},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3698194622993469},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tc.2015.2493527","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2015.2493527","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},{"id":"pmh:oai:minerva.usc.es:10347/18344","is_oa":true,"landing_page_url":"http://hdl.handle.net/10347/18344","pdf_url":"https://minerva.usc.gal/bitstreams/03e1cba5-911d-4e06-9f21-fb331341cb84/download","source":{"id":"https://openalex.org/S4306400376","display_name":"Repositorio institucional da Universidade de Santiago de Compostela (University of Santiago de Compostela)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200284239","host_organization_name":"Universidade de Santiago de Compostela","host_organization_lineage":["https://openalex.org/I200284239"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"journal article"}],"best_oa_location":{"id":"pmh:oai:minerva.usc.es:10347/18344","is_oa":true,"landing_page_url":"http://hdl.handle.net/10347/18344","pdf_url":"https://minerva.usc.gal/bitstreams/03e1cba5-911d-4e06-9f21-fb331341cb84/download","source":{"id":"https://openalex.org/S4306400376","display_name":"Repositorio institucional da Universidade de Santiago de Compostela (University of Santiago de Compostela)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200284239","host_organization_name":"Universidade de Santiago de Compostela","host_organization_lineage":["https://openalex.org/I200284239"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"journal article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3819878940","display_name":null,"funder_award_id":"2014/008","funder_id":"https://openalex.org/F4320326655","funder_display_name":"Xunta de Galicia"},{"id":"https://openalex.org/G8672989949","display_name":null,"funder_award_id":"GRC 2014/008","funder_id":"https://openalex.org/F4320326655","funder_display_name":"Xunta de Galicia"},{"id":"https://openalex.org/G8814884524","display_name":null,"funder_award_id":"TEC2012-38921-C02-02","funder_id":"https://openalex.org/F4320322930","funder_display_name":"Ministerio de Ciencia e Innovaci\u00f3n"}],"funders":[{"id":"https://openalex.org/F4320320771","display_name":"Ministry of Science and Innovation, New Zealand","ror":"https://ror.org/02jtq1b51"},{"id":"https://openalex.org/F4320322930","display_name":"Ministerio de Ciencia e Innovaci\u00f3n","ror":"https://ror.org/034900433"},{"id":"https://openalex.org/F4320326655","display_name":"Xunta de Galicia","ror":"https://ror.org/0181xnw06"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2468531342.pdf","grobid_xml":"https://content.openalex.org/works/W2468531342.grobid-xml"},"referenced_works_count":24,"referenced_works":["https://openalex.org/W590965349","https://openalex.org/W1570659056","https://openalex.org/W1969025954","https://openalex.org/W1974967412","https://openalex.org/W1978692160","https://openalex.org/W1982671885","https://openalex.org/W2008802978","https://openalex.org/W2018001226","https://openalex.org/W2052773149","https://openalex.org/W2064806495","https://openalex.org/W2069621278","https://openalex.org/W2114332109","https://openalex.org/W2131785162","https://openalex.org/W2133027790","https://openalex.org/W2134137814","https://openalex.org/W2135192563","https://openalex.org/W2140085060","https://openalex.org/W2140752352","https://openalex.org/W2144199167","https://openalex.org/W2148036985","https://openalex.org/W2154647660","https://openalex.org/W2171605838","https://openalex.org/W2595734385","https://openalex.org/W4236652030"],"related_works":["https://openalex.org/W1980986440","https://openalex.org/W3158884034","https://openalex.org/W4388314704","https://openalex.org/W1971361763","https://openalex.org/W2014030893","https://openalex.org/W2167983067","https://openalex.org/W2065177255","https://openalex.org/W2125719717","https://openalex.org/W4238073022","https://openalex.org/W2095387177"],"abstract_inverted_index":{"Computer":[0],"vision":[1,18,32,85,106],"applications":[2],"have":[3],"a":[4,48,78,91,115,120],"large":[5],"disparity":[6],"in":[7,76],"operations,":[8],"data":[9],"representation":[10],"and":[11,24,53,64,97,126],"memory":[12],"access":[13],"patterns":[14],"from":[15],"the":[16,21,58,69],"early":[17],"stages":[19],"to":[20,34,66,68,94],"final":[22],"classification":[23],"recognition":[25],"stages.":[26],"A":[27,108],"hardware":[28],"system":[29],"for":[30,82],"computer":[31,84],"has":[33],"provide":[35,95],"high":[36,49],"flexibility":[37],"without":[38],"compromising":[39],"performance,":[40],"exploiting":[41],"massively":[42],"spatial-parallel":[43],"operations":[44],"but":[45],"also":[46],"keeping":[47],"throughput":[50],"on":[51,114],"data-dependent":[52],"complex":[54],"program":[55],"flows.":[56],"Furthermore,":[57],"architecture":[59,81],"must":[60],"be":[61],"modular,":[62],"scalable":[63],"easy":[65],"adapt":[67],"needs":[70],"of":[71,90,100,105,123,129],"different":[72],"applications.":[73,107],"Keeping":[74],"this":[75],"mind,":[77],"hybrid":[79],"SIMD/MIMD":[80],"embedded":[83],"is":[86],"proposed.":[87],"It":[88],"consists":[89],"coprocessor":[92],"designed":[93],"fast":[96],"flexible":[98],"computation":[99],"demanding":[101],"image":[102],"processing":[103],"tasks":[104],"32-bit":[109],"128-unit":[110],"device":[111],"was":[112],"prototyped":[113],"Virtex-6":[116],"FPGA":[117],"which":[118],"delivers":[119],"peak":[121],"performance":[122],"19.6":[124],"GOP/s":[125],"7.2":[127],"W":[128],"power":[130],"dissipation.":[131]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2016-07-22T00:00:00"}