{"id":"https://openalex.org/W2178225736","doi":"https://doi.org/10.1109/tc.2015.2456014","title":"Online Test of Control Flow Errors: A New Debug Interface-Based Approach","display_name":"Online Test of Control Flow Errors: A New Debug Interface-Based Approach","publication_year":2015,"publication_date":"2015-07-13","ids":{"openalex":"https://openalex.org/W2178225736","doi":"https://doi.org/10.1109/tc.2015.2456014","mag":"2178225736"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2015.2456014","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2015.2456014","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091108518","display_name":"Boyang Du","orcid":"https://orcid.org/0000-0002-1305-0459"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Boyang Du","raw_affiliation_strings":["Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy","Department of Control and Computer Engineering, Polit\u00e9cnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Control and Computer Engineering, Polit\u00e9cnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058555274","display_name":"M. Sonza Reorda","orcid":"https://orcid.org/0000-0003-2899-7669"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Matteo Sonza Reorda","raw_affiliation_strings":["Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy","Department of Control and Computer Engineering, Polit\u00e9cnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Control and Computer Engineering, Polit\u00e9cnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021426042","display_name":"Luca Sterpone","orcid":"https://orcid.org/0000-0002-3080-2560"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Sterpone","raw_affiliation_strings":["Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy","Department of Control and Computer Engineering, Polit\u00e9cnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Control and Computer Engineering, Polit\u00e9cnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108622568","display_name":"Luis Parra","orcid":null},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Luis Parra","raw_affiliation_strings":["Electronic Technology Department, Universidad Carlos III de Madrid, Leganes, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Electronic Technology Department, Universidad Carlos III de Madrid, Leganes, Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030100022","display_name":"M. Portela-Garc\u00eda","orcid":"https://orcid.org/0000-0002-4103-0519"},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Marta Portela-Garc\u00eda","raw_affiliation_strings":["Electronic Technology Department, Universidad Carlos III de Madrid, Leganes, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Electronic Technology Department, Universidad Carlos III de Madrid, Leganes, Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073896117","display_name":"Almudena Lindoso","orcid":"https://orcid.org/0000-0001-5870-6493"},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Almudena Lindoso","raw_affiliation_strings":["Electronic Technology Department, Universidad Carlos III de Madrid, Leganes, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Electronic Technology Department, Universidad Carlos III de Madrid, Leganes, Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022411878","display_name":"Luis Entrena","orcid":"https://orcid.org/0000-0001-6021-165X"},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Luis Entrena","raw_affiliation_strings":["Electronic Technology Department, Universidad Carlos III de Madrid, Leganes, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Electronic Technology Department, Universidad Carlos III de Madrid, Leganes, Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5091108518"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":1.6015,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.85520493,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":"65","issue":"6","first_page":"1846","last_page":"1855"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12423","display_name":"Software Reliability and Analysis Research","score":0.991100013256073,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9887999892234802,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8076276779174805},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7820703983306885},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6558939218521118},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.6139842867851257},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5956719517707825},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5684663653373718},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5298523902893066},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.5271841287612915},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.44156506657600403},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.4384247362613678},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.41185152530670166},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.25168561935424805},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.09989684820175171},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0920097827911377}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8076276779174805},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7820703983306885},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6558939218521118},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.6139842867851257},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5956719517707825},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5684663653373718},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5298523902893066},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.5271841287612915},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.44156506657600403},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.4384247362613678},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.41185152530670166},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.25168561935424805},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.09989684820175171},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0920097827911377},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tc.2015.2456014","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2015.2456014","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},{"id":"pmh:oai:e-archivo.uc3m.es:10016/36199","is_oa":false,"landing_page_url":"http://hdl.handle.net/10016/36199","pdf_url":null,"source":{"id":"https://openalex.org/S4306400817","display_name":"e-Archivo (Carlos III University of Madrid)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I50357001","host_organization_name":"Universidad Carlos III de Madrid","host_organization_lineage":["https://openalex.org/I50357001"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"research article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W82567905","https://openalex.org/W656230891","https://openalex.org/W1964365815","https://openalex.org/W1973268332","https://openalex.org/W1982119033","https://openalex.org/W1992002755","https://openalex.org/W2086328257","https://openalex.org/W2100229956","https://openalex.org/W2105854325","https://openalex.org/W2107244404","https://openalex.org/W2120158555","https://openalex.org/W2143187667","https://openalex.org/W2144996771","https://openalex.org/W2145930995","https://openalex.org/W2150234016","https://openalex.org/W2169596872","https://openalex.org/W2985727932","https://openalex.org/W6621722276","https://openalex.org/W6643683060"],"related_works":["https://openalex.org/W2130922779","https://openalex.org/W2953905390","https://openalex.org/W2082366402","https://openalex.org/W2800103779","https://openalex.org/W1607312467","https://openalex.org/W2120242933","https://openalex.org/W1657300322","https://openalex.org/W2055295790","https://openalex.org/W2083209667","https://openalex.org/W2743480384"],"abstract_inverted_index":{"Detecting":[0],"the":[1,20,31,53,57,71,76,84,95,99,117,133],"effects":[2],"of":[3,142],"transient":[4],"faults":[5],"is":[6,60,119],"a":[7,39,137],"key":[8],"point":[9],"in":[10,26,70,75,130,140],"many":[11],"processor-based":[12],"safety-critical":[13],"applications.":[14],"This":[15],"paper":[16],"proposes":[17],"to":[18,48,121],"adopt":[19],"debug":[21],"interface":[22],"module":[23],"existing":[24],"today":[25],"several":[27],"processors/controllers":[28],"available":[29],"on":[30,101],"market.":[32],"In":[33],"this":[34],"way,":[35],"we":[36,89],"can":[37],"achieve":[38],"good":[40],"detection":[41],"capability":[42],"and":[43,63,88,97,144],"small":[44],"latency":[45],"with":[46,136],"respect":[47],"control":[49],"flow":[50],"errors,":[51],"while":[52],"cost":[54,139],"for":[55],"adopting":[56],"proposed":[58],"technique":[59],"rather":[61],"limited":[62,138],"does":[64],"not":[65],"involve":[66],"any":[67],"change":[68],"either":[69],"processor":[72,85],"hardware":[73],"or":[74],"application":[77],"software.":[78],"The":[79],"method":[80,118],"works":[81],"even":[82],"if":[83],"uses":[86],"caches":[87],"experimentally":[90],"evaluated":[91],"its":[92],"characteristics":[93],"demonstrating":[94],"advantages":[96],"showing":[98],"limitations":[100],"two":[102],"pipelined":[103],"processors.":[104],"Experimental":[105],"results":[106],"performed":[107],"by":[108],"fault":[109,124],"injection":[110],"using":[111],"different":[112],"software":[113],"applications":[114],"demonstrate":[115],"that":[116],"able":[120],"archieve":[122],"high":[123],"coverage":[125],"(more":[126],"than":[127],"95":[128],"percent":[129],"nearly":[131],"all":[132],"considered":[134],"cases)":[135],"terms":[141],"area":[143],"performance":[145],"degradation.":[146]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}