{"id":"https://openalex.org/W2346532327","doi":"https://doi.org/10.1109/tc.2015.2455978","title":"A Hybrid Non-Volatile Cache Design for Solid-State Drives Using Comprehensive I/O Characterization","display_name":"A Hybrid Non-Volatile Cache Design for Solid-State Drives Using Comprehensive I/O Characterization","publication_year":2015,"publication_date":"2015-07-13","ids":{"openalex":"https://openalex.org/W2346532327","doi":"https://doi.org/10.1109/tc.2015.2455978","mag":"2346532327"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2015.2455978","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2015.2455978","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004531930","display_name":"Mojtaba Tarihi","orcid":"https://orcid.org/0000-0001-8101-3345"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Mojtaba Tarihi","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088069234","display_name":"Hossein Asadi","orcid":"https://orcid.org/0000-0002-0264-3865"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hossein Asadi","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055178420","display_name":"Ali Akbar Haghdoost","orcid":"https://orcid.org/0000-0003-4628-4849"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Alireza Haghdoost","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103253382","display_name":"Mohammad Arjomand","orcid":"https://orcid.org/0000-0003-1213-7349"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mohammad Arjomand","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040238844","display_name":"Hamid Sarbazi\u2010Azad","orcid":"https://orcid.org/0000-0003-4079-8603"},"institutions":[{"id":"https://openalex.org/I4210146419","display_name":"Institute for Research in Fundamental Sciences","ror":"https://ror.org/04xreqs31","country_code":"IR","type":"facility","lineage":["https://openalex.org/I4210146419"]},{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hamid Sarbazi-Azad","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","Institute for Research in Fundamental Sciences (IPM), Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Institute for Research in Fundamental Sciences (IPM), Tehran, Iran","institution_ids":["https://openalex.org/I4210146419"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5004531930"],"corresponding_institution_ids":["https://openalex.org/I133529467"],"apc_list":null,"apc_paid":null,"fwci":5.3251,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":{"value":0.96082493,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"65","issue":"6","first_page":"1678","last_page":"1691"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8456515073776245},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8034659624099731},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6164017915725708},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5895257592201233},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.5879860520362854},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5627320408821106},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5367252826690674},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.4733039438724518},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.45754310488700867},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4514235854148865},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.41276082396507263},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4076048731803894},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.38195186853408813},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3227677345275879},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.29289817810058594},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.28052669763565063},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.2781202495098114},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.26389938592910767},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.22282648086547852},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.1957431435585022},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1947978138923645},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09258610010147095}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8456515073776245},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8034659624099731},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6164017915725708},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5895257592201233},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.5879860520362854},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5627320408821106},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5367252826690674},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.4733039438724518},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.45754310488700867},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4514235854148865},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.41276082396507263},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4076048731803894},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.38195186853408813},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3227677345275879},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.29289817810058594},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.28052669763565063},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.2781202495098114},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.26389938592910767},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.22282648086547852},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.1957431435585022},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1947978138923645},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09258610010147095},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.2015.2455978","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2015.2455978","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320316896","display_name":"Seagate Technology","ror":"https://ror.org/04p1xtv71"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":56,"referenced_works":["https://openalex.org/W1444959585","https://openalex.org/W1513366578","https://openalex.org/W1549725729","https://openalex.org/W1677118421","https://openalex.org/W1968801063","https://openalex.org/W1985868795","https://openalex.org/W1986176750","https://openalex.org/W2007300900","https://openalex.org/W2010202670","https://openalex.org/W2026165893","https://openalex.org/W2035918546","https://openalex.org/W2036899386","https://openalex.org/W2038619757","https://openalex.org/W2039053368","https://openalex.org/W2051888214","https://openalex.org/W2056421189","https://openalex.org/W2064977311","https://openalex.org/W2084007230","https://openalex.org/W2095905546","https://openalex.org/W2096867266","https://openalex.org/W2102449048","https://openalex.org/W2105102111","https://openalex.org/W2112753327","https://openalex.org/W2122429238","https://openalex.org/W2123845384","https://openalex.org/W2124033162","https://openalex.org/W2125328729","https://openalex.org/W2135393827","https://openalex.org/W2135435533","https://openalex.org/W2137914635","https://openalex.org/W2142276919","https://openalex.org/W2144684817","https://openalex.org/W2145574464","https://openalex.org/W2148831941","https://openalex.org/W2150958198","https://openalex.org/W2151303863","https://openalex.org/W2155370145","https://openalex.org/W2156159026","https://openalex.org/W2160428323","https://openalex.org/W2163750144","https://openalex.org/W2165068957","https://openalex.org/W2165310699","https://openalex.org/W2166109463","https://openalex.org/W2201220957","https://openalex.org/W2917663763","https://openalex.org/W3142248664","https://openalex.org/W3147620158","https://openalex.org/W3152210458","https://openalex.org/W6628432071","https://openalex.org/W6630600237","https://openalex.org/W6632791987","https://openalex.org/W6637299323","https://openalex.org/W6674416589","https://openalex.org/W6680267384","https://openalex.org/W6684515133","https://openalex.org/W6759913822"],"related_works":["https://openalex.org/W2999811406","https://openalex.org/W2555826082","https://openalex.org/W2516517078","https://openalex.org/W2178010602","https://openalex.org/W1992487929","https://openalex.org/W4293430534","https://openalex.org/W4234346842","https://openalex.org/W2131029245","https://openalex.org/W2180663262","https://openalex.org/W1999991706"],"abstract_inverted_index":{"The":[0,174],"emergence":[1],"of":[2,14,89,150,158,200],"new":[3],"memory":[4,16],"technologies":[5],"provides":[6],"us":[7],"with":[8,102,136],"opportunity":[9],"to":[10,37,58,111,165,178,184,190],"enhance":[11],"the":[12,122,155,167],"properties":[13],"existing":[15],"architectures.":[17],"One":[18],"such":[19,69],"technology":[20],"is":[21],"Phase":[22],"Change":[23],"Memory":[24,41],"(PCM)":[25],"which":[26,56],"boasts":[27],"superior":[28],"scalability,":[29],"power":[30,181],"savings,":[31],"non-volatility,":[32],"and":[33,77,83,91,118,128,143,162,172,188],"a":[34,48,62,96,137,147,185,198],"performance":[35,117],"competitive":[36],"Dynamic":[38],"Random":[39],"Access":[40],"(DRAM).":[42],"In":[43],"this":[44,81],"paper,":[45],"we":[46,94,130],"propose":[47,95],"write":[49,72,75],"buffer":[50],"architecture":[51,109],"for":[52,197],"Solid-State":[53],"Drives":[54],"(SSDs)":[55],"attempts":[57],"exploit":[59],"PCM":[60,142,161],"as":[61,70],"DRAM":[63,144,163,186],"alternative":[64],"while":[65,115,202],"alleviating":[66],"its":[67],"issues":[68],"long":[71],"latency,":[73],"high":[74],"energy,":[76,126],"finite":[78],"endurance.":[79,119,206],"To":[80,120],"end":[82],"based":[84],"on":[85],"thorough":[86],"I/O":[87],"characterization":[88],"desktop":[90],"enterprise":[92],"applications,":[93],"hybrid":[97,139],"DRAM-PCM":[98],"SSD":[99,134],"cache":[100,140,187],"design":[101,123,156],"an":[103],"intelligent":[104],"data":[105],"movement":[106],"scheme.":[107],"This":[108],"manages":[110],"improve":[112],"energy":[113,171],"efficiency":[114],"enhancing":[116],"study":[121,154],"trade-offs":[124],"between":[125,170],"performance,":[127],"endurance,":[129],"augmented":[131],"Microsoft's":[132],"DiskSim":[133],"model":[135],"detailed":[138],"using":[141],"parameters":[145],"from":[146],"rigorous":[148],"survey":[149],"device":[151],"prototypes.":[152],"We":[153],"choices":[157],"implementing":[159],"different":[160],"arrays":[164],"achieve":[166],"best":[168],"trade-off":[169],"performance.":[173],"results":[175],"display":[176],"up":[177,189],"77":[179],"percent":[180,191],"savings":[182],"compared":[183],"reduction":[192],"in":[193],"request":[194],"response":[195],"time":[196],"variety":[199],"workloads,":[201],"greatly":[203],"improving":[204],"disk":[205]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":9},{"year":2018,"cited_by_count":11},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}